Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-iii+/amd-k6-iii+-500acz"
(Created page with "{{amd title|AMD-K6-III+/500ACZ}} {{mpu | name = AMD-K6-III+/500ACZ | no image = Yes | image = | image size = | caption...") |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
| (10 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|AMD-K6-III+/500ACZ}} | {{amd title|AMD-K6-III+/500ACZ}} | ||
| − | {{ | + | {{chip |
| name = AMD-K6-III+/500ACZ | | name = AMD-K6-III+/500ACZ | ||
| no image = Yes | | no image = Yes | ||
| Line 10: | Line 10: | ||
| model number = AMD-K6-III+/500ACZ | | model number = AMD-K6-III+/500ACZ | ||
| part number = AMD-K6-III+/500ACZ | | part number = AMD-K6-III+/500ACZ | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Mobile | | market = Mobile | ||
| − | | first announced = April 18, | + | | first announced = April 18, 2000 |
| − | | first launched = April 18, | + | | first launched = April 18, 2000 |
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
| Line 40: | Line 40: | ||
| core stepping 4 = 3 | | core stepping 4 = 3 | ||
| process = 0.18 µm | | process = 0.18 µm | ||
| − | | transistors = 21, | + | | transistors = 21,400,000 |
| technology = CMOS | | technology = CMOS | ||
| die area = <!-- XX mm² --> | | die area = <!-- XX mm² --> | ||
| Line 49: | Line 49: | ||
| thread count = 1 | | thread count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| + | |||
| − | |||
| power = 16 W | | power = 16 W | ||
| v core = 2.0 V | | v core = 2.0 V | ||
| Line 81: | Line 81: | ||
| socket 0 2 type = PGA-321 | | socket 0 2 type = PGA-321 | ||
}} | }} | ||
| − | '''AMD-K6-III+/500ACZ''' is a {{arch|32}} [[x86]] | + | '''AMD-K6-III+/500ACZ''' is a {{arch|32}} [[x86]] mobile microprocessor designed by [[AMD]] and introduced in early [[2000]]. This MPU which was manufactured on a [[0.18 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 500 MHz with a bus of 100 MHz and a multiplier of 5 with a maximum power dissipation rating of 16 W and a typical rating of 12.6 W. |
| + | |||
| + | == Cache == | ||
| + | {{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}} | ||
| + | [[L3$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. | ||
| + | {{cache info | ||
| + | |l1i cache=32 KiB | ||
| + | |l1i break=1x32 KiB | ||
| + | |l1i desc=2-way set associative | ||
| + | |l1i extra= | ||
| + | |l1d cache=32 KiB | ||
| + | |l1d break=1x32 KiB | ||
| + | |l1d desc=2-way set associative | ||
| + | |l1d extra= | ||
| + | |l2 cache=256 KiB | ||
| + | |l2 break=1x256 KiB | ||
| + | |l2 desc=4-way set associative | ||
| + | |l2 extra=(shared) | ||
| + | |l3 cache= | ||
| + | |l3 break= | ||
| + | |l3 desc= | ||
| + | |l3 extra= | ||
| + | }} | ||
| + | |||
| + | == Graphics == | ||
| + | This processors has no integrated graphics processing unit. | ||
| + | |||
| + | == Features == | ||
| + | {{x86 features | ||
| + | | mmx = Yes | ||
| + | | emmx = Yes | ||
| + | | 3dnow = Yes | ||
| + | | e3dnow = Yes | ||
| + | | pownow = Yes | ||
| + | }} | ||
| + | * Auto-power down state | ||
| + | * Stop clock state | ||
| + | * Halt state | ||
Latest revision as of 15:09, 13 December 2017
| Edit Values | |
| AMD-K6-III+/500ACZ | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | AMD-K6-III+/500ACZ |
| Part Number | AMD-K6-III+/500ACZ |
| Market | Mobile |
| Introduction | April 18, 2000 (announced) April 18, 2000 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | K6-III+ |
| Series | K6-III+ Mobile |
| Frequency | 499.99 MHz |
| Bus type | FSB |
| Bus speed | 99.99 MHz |
| Bus rate | 99.99 MT/s |
| Clock multiplier | 5 |
| CPUID | 5D0 |
| Microarchitecture | |
| Microarchitecture | K6-III |
| Platform | Super 7 |
| Core Family | 5 |
| Core Model | 13 |
| Core Stepping | 0, 1, 2, 3 |
| Process | 0.18 µm |
| Transistors | 21,400,000 |
| Technology | CMOS |
| Word Size | 32 bit |
| Cores | 1 |
| Threads | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Power dissipation | 16 W |
| Vcore | 2.0 V ± 0.1 V |
| VI/O | 3.3675 V ± 7% |
| Tcase | 0 °C – 85 °C |
| Tstorage | -65 °C – 150 °C |
AMD-K6-III+/500ACZ is a 32-bit x86 mobile microprocessor designed by AMD and introduced in early 2000. This MPU which was manufactured on a 0.18 µm process, based on K6-III microarchitecture, operated at 500 MHz with a bus of 100 MHz and a multiplier of 5 with a maximum power dissipation rating of 16 W and a typical rating of 12.6 W.
Cache[edit]
- Main article: K6-III § Cache
L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip.
| Cache Info [Edit Values] | ||
| L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
| L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
| L2$ | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB |
1x256 KiB 4-way set associative (shared) |
Graphics[edit]
This processors has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||
|
||||||||
- Auto-power down state
- Stop clock state
- Halt state
Facts about "AMD-K6-III+/500ACZ - AMD"
| l1d$ description | 2-way set associative + |
| l1i$ description | 2-way set associative + |
| l2$ description | 4-way set associative + |