From WikiChip
Difference between revisions of "amd/k6-2/k6-2-300afr"
< amd‎ | k6-2

(→‎Gallery)
m (Bot: moving all {{mpu}} to {{chip}})
 
(6 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{amd title|K6-2/300AFR}}
 
{{amd title|K6-2/300AFR}}
−
{{mpu
+
{{chip
 
| name                = K6-2/300AFR
 
| name                = K6-2/300AFR
 
| no image            =  
 
| no image            =  
Line 9: Line 9:
 
| manufacturer        = AMD
 
| manufacturer        = AMD
 
| model number        = K6-2/300AFR
 
| model number        = K6-2/300AFR
−
| part number        = K6-2/300AFR
+
| part number        = AMD-K6-2/300AFR
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    = May 28, 1998
 
| first announced    = May 28, 1998
Line 45: Line 45:
 
| thread count        = 1
 
| thread count        = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 4 GB
+
| max memory          = 4 GiB
 +
 
  
−
| electrical          = Yes
 
 
| power              = 17.2 W
 
| power              = 17.2 W
 
| v core              = 2.2 V
 
| v core              = 2.2 V
Line 81: Line 81:
 
== Cache ==
 
== Cache ==
 
{{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}}
 
{{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}}
−
[[L2$]] can be 512 KB to 2 MB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip.
+
[[L2$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip.
 
{{cache info
 
{{cache info
−
|l1i cache=32 KB
+
|l1i cache=32 KiB
−
|l1i break=1x32 KB
+
|l1i break=1x32 KiB
 
|l1i desc=2-way set associative
 
|l1i desc=2-way set associative
 
|l1i extra=
 
|l1i extra=
−
|l1d cache=32 KB
+
|l1d cache=32 KiB
−
|l1d break=1x32 KB
+
|l1d break=1x32 KiB
 
|l1d desc=2-way set associative
 
|l1d desc=2-way set associative
 
|l1d extra=
 
|l1d extra=
Line 105: Line 105:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
 
| mmx  = true
 
| mmx  = true
 
| 3dnow = true
 
| 3dnow = true

Latest revision as of 15:08, 13 December 2017

Edit Values
K6-2/300AFR
AMD K6-2 1.jpg
300AFR, Week 33, 1998
General Info
DesignerAMD
ManufacturerAMD
Model NumberK6-2/300AFR
Part NumberAMD-K6-2/300AFR
MarketDesktop
IntroductionMay 28, 1998 (announced)
June 4, 1998 (launched)
ShopAmazon
General Specs
FamilyK6-2
SeriesK6-2 Desktop
Frequency299.99 MHz
Bus typeFSB
Bus speed99.99 MHz
Bus rate99.99 MT/s
Clock multiplier3
CPUID580, 58C
Microarchitecture
MicroarchitectureK6-2
PlatformSuper 7
Core NameChomper
Core Family5
Core Model8
Core Stepping0
Process0.25 µm
Transistors9,300,000
TechnologyCMOS
Die81 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation17.2 W
Vcore2.2 V ± 0.1 V
VI/O3.3675 V ± 7%
Tcase0 °C – 70 °C
Tstorage-65 °C – 150 °C

K6-2/300AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 300 MHz with a FSB of 100 MHz consumed 17.2 W. Note that K6-2/300AFR-66 is an identical model with a multiplier of 4.5 instead of 3 designed to support a 66 MHz bus instead.

Cache[edit]

Main article: K6-2 § Cache

L2$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

  • Auto-power down state
  • Stop clock state

Gallery[edit]

  • Week 35, 1998

  • Week 42, 1998

  • Week 51, 1998

  • AMD-K6-2 300AFR.jpg

Documents[edit]

DataSheet[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-2/k6-2-300afr&oldid=70015"
Facts about "K6-2/300AFR - AMD"
RDF feed
base frequency299.99 MHz (0.3 GHz, 299,990 kHz) +
bus rate99.99 MT/s (0.1 GT/s, 99,990 kT/s) +
bus speed99.99 MHz (0.1 GHz, 99,990 kHz) +
bus typeFSB +
clock multiplier3 +
core count1 +
core family5 +
core model8 +
core nameChomper +
core stepping0 +
core voltage2.2 V (22 dV, 220 cV, 2,200 mV) +
core voltage tolerance0.1 V +
cpuid580 + and 58C +
designerAMD +
die area81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) +
familyK6-2 +
first announcedMay 28, 1998 +
first launchedJune 4, 1998 +
full page nameamd/k6-2/k6-2-300afr +
instance ofmicroprocessor +
io voltage3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) +
io voltage tolerance7% +
l1d$ description2-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description2-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
ldateJune 4, 1998 +
main imageFile:AMD K6-2 1.jpg +
main image caption300AFR, Week 33, 1998 +
manufacturerAMD +
market segmentDesktop +
max case temperature343.15 K (70 °C, 158 °F, 617.67 °R) +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitectureK6-2 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberK6-2/300AFR +
nameK6-2/300AFR +
part numberAMD-K6-2/300AFR +
platformSuper 7 +
power dissipation17.2 W (17,200 mW, 0.0231 hp, 0.0172 kW) +
process250 nm (0.25 μm, 2.5e-4 mm) +
seriesK6-2 Desktop +
smp max ways1 +
technologyCMOS +
thread count1 +
transistor count9,300,000 +
word size32 bit (4 octets, 8 nibbles) +