Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intrinsity/fastmath/fastmath-1.5"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (5 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{intrinsity title|FastMATH 1.5 GHz}} | {{intrinsity title|FastMATH 1.5 GHz}} | ||
| − | {{ | + | {{chip |
| name = FastMATH 1.5 GHz | | name = FastMATH 1.5 GHz | ||
| no image = Yes | | no image = Yes | ||
| Line 10: | Line 10: | ||
| model number = FastMATH-1.5 | | model number = FastMATH-1.5 | ||
| part number = | | part number = | ||
| − | | part number | + | | part number 2 = |
| market = Embedded | | market = Embedded | ||
| first announced = 2001 | | first announced = 2001 | ||
| Line 41: | Line 41: | ||
| thread count = 1 | | thread count = 1 | ||
| max cpus = | | max cpus = | ||
| − | | max memory = 1 | + | | max memory = 1 GiB |
| max memory addr = | | max memory addr = | ||
| − | + | ||
| power = 13.5 W | | power = 13.5 W | ||
| v core = 1 V | | v core = 1 V | ||
| Line 79: | Line 79: | ||
{{main|intrinsity/microarchitectures/fastmath#Memory_Hierarchy|l1=FastMATH § Cache}} | {{main|intrinsity/microarchitectures/fastmath#Memory_Hierarchy|l1=FastMATH § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1i cache=16 | + | |l1i cache=16 KiB |
| − | |l1i break=1x16 | + | |l1i break=1x16 KiB |
|l1i desc=256 blocks × 16 words/block | |l1i desc=256 blocks × 16 words/block | ||
| − | + | |l1d cache=16 KiB | |
| − | |l1d cache=16 | + | |l1d break=1x16 KiB |
| − | |l1d break=1x16 | ||
|l1d desc=256 blocks × 16 words/block | |l1d desc=256 blocks × 16 words/block | ||
|l1d extra=write-through or write-back mode | |l1d extra=write-through or write-back mode | ||
| − | |l2 cache=1 | + | |l2 cache=1 MiB |
| − | |l2 break=1x1 | + | |l2 break=1x1 MiB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
| − | |l2 extra=(configurable as SRAM in 256 | + | |l2 extra=(configurable as SRAM in 256 KiB increments) |
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| Line 124: | Line 119: | ||
=== Manuals === | === Manuals === | ||
* [[:File:FastMATH Product Brief.pdf|FastMATH Product Brief]] | * [[:File:FastMATH Product Brief.pdf|FastMATH Product Brief]] | ||
| + | |||
| + | {{DEFAULTSORT:FastMATH, 1.5}} | ||
Latest revision as of 16:30, 13 December 2017
| Edit Values | |
| FastMATH 1.5 GHz | |
| General Info | |
| Designer | Intrinsity |
| Manufacturer | TSMC |
| Model Number | FastMATH-1.5 |
| Market | Embedded |
| Introduction | 2001 (announced) 2002 (launched) |
| General Specs | |
| Family | FastMATH |
| Frequency | 1,500 MHz |
| Bus type | RapidIO |
| Bus speed | 500 MHz |
| Bus rate | 4 GT/s |
| Microarchitecture | |
| Microarchitecture | FashMATH |
| Process | 130 nm |
| Technology | Dynamic CMOS |
| Word Size | 32 bit |
| Cores | 1 |
| Threads | 1 |
| Max Memory | 1 GiB |
| Electrical | |
| Power dissipation | 13.5 W |
| Vcore | 1 V |
The FastMATH 1.5 GHz was a microprocessor developed by Intrinsity operating at 1.5 GHz. The processor incorporates a high-performance MIPS CPU along with a powerful matrix and vector math unit.
Contents
Cache[edit]
- Main article: FastMATH § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 256 blocks × 16 words/block |
| L1D$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 256 blocks × 16 words/block write-through or write-back mode |
| L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
1x1 MiB 4-way set associative (configurable as SRAM in 256 KiB increments) |
Graphics[edit]
This SoC has no integrated graphics processing unit.
Memory controller[edit]
| Integrated Memory Controller | |
| Type | DDR-400 |
| Controllers | 1 |
| Channels | 2 |
| Max memory | 1 GB |
Matrix and Vector Unit[edit]
- SIMD architecture
- Operates on 4x4 array of 32-bit elements
- Fixed-point matrix, vector, and scalar data types
Features[edit]
- JTAG interface
- 8-bit or 32-bit wide bus operates up to 66 MHz
Documents[edit]
Manuals[edit]
Facts about "FastMATH 1.5 GHz - Intrinsity"
| has feature | JTAG + |
| l1d$ description | 256 blocks × 16 words/block + |
| l1i$ description | 256 blocks × 16 words/block + |
| l2$ description | 4-way set associative + |