From WikiChip
					
    Difference between revisions of "ambric/am2000/am2024"    
                	
														| m (Bot: switching template from {{mpu}} to a more generic {{chip}}) | |||
| (2 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| {{ambric title|Am2024}} | {{ambric title|Am2024}} | ||
| − | {{ | + | {{chip | 
| | name                = Am2024 | | name                = Am2024 | ||
| | no image            = Yes | | no image            = Yes | ||
| Line 40: | Line 40: | ||
| | thread count        =   | | thread count        =   | ||
| | max cpus            =   | | max cpus            =   | ||
| − | | max memory          = 4  | + | | max memory          = 4 GiB | 
| | electrical          =   | | electrical          =   | ||
| Line 98: | Line 98: | ||
| | bandwidth schan    =   | | bandwidth schan    =   | ||
| | bandwidth dchan    =   | | bandwidth dchan    =   | ||
| − | | max memory         = 4  | + | | max memory         = 4 GiB | 
| }} | }} | ||
Latest revision as of 15:16, 13 December 2017
| Edit Values | |
| Am2024 | |
| General Info | |
| Designer | Ambric | 
| Model Number | Am2024 | 
| Part Number | Am2024 | 
| Market | Embedded | 
| Introduction | October 10, 2006 (announced) January 2007 (launched) | 
| End-of-life | 2012 (last order) 2012 (last shipment) | 
| General Specs | |
| Family | Am2000 | 
| Series | Gen 1 | 
| Locked | No | 
| Frequency | 333 MHz | 
| Bus speed | 100 MHz | 
| Clock multiplier | 3.3 | 
| Microarchitecture | |
| Microarchitecture | Ambric | 
| Process | 130 nm | 
| Technology | CMOS | 
| Word Size | 32 bit | 
| Cores | 192 | 
| Max Memory | 4 GiB | 
Am2024 was an MPPA introduced in late 2006 by Ambric. This model was made of 24 Brics arranged as a grid, making up a total of 192 32-bit RICS-like cores operating asynchronously at 1-333 MHz.
Architecture[edit]
- Main article: Am2000 § Architecture
The Am2024 is made of 24 homogeneous 'Brics' laid out in a grid to form 192 cores and 192 RAM units.
General layout:
- 24x Brics
Cache[edit]
The Am2035 contains 24 Brics, each with its own RAM Unit (RU) of 13 kB of SRAM for a total of 312 kB of SRAM.
Memory controller[edit]
| Integrated Memory Controller | |
| Type | DDR2-400 | 
| Controllers | 2 | 
| Channels | 1 | 
| Max memory | 4 GiB | 
Expansions[edit]
- PCIe
- JTAG
- GPIO @ 100 MHz
- serial flash