Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "ambric/am2000/am2016"
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
|||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{ambric title|Am2016}} | {{ambric title|Am2016}} | ||
| − | {{ | + | {{chip |
| name = Am2016 | | name = Am2016 | ||
| no image = Yes | | no image = Yes | ||
| Line 40: | Line 40: | ||
| thread count = | | thread count = | ||
| max cpus = | | max cpus = | ||
| − | | max memory = | + | | max memory = 4 GiB |
| electrical = | | electrical = | ||
| Line 95: | Line 95: | ||
| bandwidth schan = | | bandwidth schan = | ||
| bandwidth dchan = | | bandwidth dchan = | ||
| − | | max memory = | + | | max memory = 4 GiB |
}} | }} | ||
Latest revision as of 14:16, 13 December 2017
| Edit Values | |
| Am2016 | |
| General Info | |
| Designer | Ambric |
| Model Number | Am2016 |
| Part Number | Am2016 |
| Market | Embedded |
| Introduction | November 15, 2007 (announced) November 15, 2007 (launched) |
| End-of-life | 2012 (last order) 2012 (last shipment) |
| General Specs | |
| Family | Am2000 |
| Series | Gen 2 |
| Locked | No |
| Frequency | 350 MHz |
| Bus speed | 100 MHz |
| Clock multiplier | 3.5 |
| Microarchitecture | |
| Microarchitecture | Ambric |
| Process | 130 nm |
| Technology | CMOS |
| Word Size | 32 bit |
| Cores | 120 |
| Max Memory | 4 GiB |
Am2016 was an MPPA introduced in late 2007 by Ambric. This model was made of roughly 16 Brics arranged as a grid, making up a total of 120 32-bit RICS-like cores operating asynchronously at 1-350 MHz.
Architecture[edit]
- Main article: Am2000 § Architecture
The Am2016 is made of 16 homogeneous 'Brics' laid out in a grid to form 120 cores.
General layout:
- 16x Brics
Memory controller[edit]
| Integrated Memory Controller | |
| Type | DDR2-400 |
| Controllers | 2 |
| Channels | 1 |
| Max memory | 4 GiB |
Expansions[edit]
- PCIe
- JTAG
- 128x GPIO @ 100 MHz
- serial flash