Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am186/sb80c186-25"
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
|||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|SB80C186-25}} | {{amd title|SB80C186-25}} | ||
| − | {{ | + | {{chip |
| name = SB80C186-25 | | name = SB80C186-25 | ||
| no image = Yes | | no image = Yes | ||
| Line 10: | Line 10: | ||
| model number = SB80C186-25 | | model number = SB80C186-25 | ||
| part number = SB80C186-25 | | part number = SB80C186-25 | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Embedded | | market = Embedded | ||
| first announced = | | first announced = | ||
| Line 41: | Line 41: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 1 | + | | max memory = 1 MiB |
| max memory addr = | | max memory addr = | ||
| − | + | ||
| power = 1 W | | power = 1 W | ||
| v core = 5 V | | v core = 5 V | ||
| Line 79: | Line 79: | ||
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}} | {{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1 cache=0 | + | |l1 cache=0 KiB |
| − | |l1 break=1x0 | + | |l1 break=1x0 KiB |
|l1 desc= | |l1 desc= | ||
|l1 extra= | |l1 extra= | ||
| − | |l2 cache=0 | + | |l2 cache=0 KiB |
| − | |l2 break=1x0 | + | |l2 break=1x0 KiB |
}} | }} | ||
Latest revision as of 14:17, 13 December 2017
| Edit Values | |
| SB80C186-25 | |
| General Info | |
| Manufacturer | AMD |
| Model Number | SB80C186-25 |
| Part Number | SB80C186-25 |
| Market | Embedded |
| General Specs | |
| Family | Am186 |
| Series | Am186 |
| Frequency | 25 MHz |
| Bus speed | 6.25 MHz |
| Bus rate | 6.25 MT/s |
| Microarchitecture | |
| Microarchitecture | 80186 |
| Core Name | 80186 |
| Technology | CMOS |
| Word Size | 16 bit |
| Cores | 1 |
| Max Memory | 1 MiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Power dissipation | 1 W |
| Vcore | 5 V ± 10 % |
| Tcase | 0 °C – 70 °C |
| Tstorage | -65 °C – 150 °C |
SB80C186-25 is an 80186-based microprocessor manufactured by AMD in TQFP-80 packages. This model is a redesigned CMOS version that operated at 25 MHz and introduced a number of enhancements in addition to being lower-power CMOS, including a DRAM Refresh Control Unit and various power saving modes.
Contents
Cache[edit]
- Main article: 80186 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
| L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- 10 new instructions
- Two DMA channels
- Three programmable interrupt timers
- Local Bus Controller
- Object code-compatible with all 86/88 software
- Power saving mode
- DRAM Refresh Control Unit
Documents[edit]
- AMD 80C186 (June 1994), Publication #17907 Rev B