Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am5x86/am486dx5-133w16bhc"
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
|||
| (6 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|AM486DX5-133W16BHC}} | {{amd title|AM486DX5-133W16BHC}} | ||
| − | {{ | + | {{chip |
| name = AM486DX5-133W16BHC | | name = AM486DX5-133W16BHC | ||
| no image = | | no image = | ||
| − | | image = | + | | image = Am5x86.jpg |
| image size = | | image size = | ||
| caption = AM486DX5-133W16BHC, 1998 Week 7 | | caption = AM486DX5-133W16BHC, 1998 Week 7 | ||
| Line 10: | Line 10: | ||
| model number = AM486DX5-133W16BHC | | model number = AM486DX5-133W16BHC | ||
| part number = AM486DX5-133W16BHC | | part number = AM486DX5-133W16BHC | ||
| − | | part number | + | | part number 2 = |
| market = Desktop | | market = Desktop | ||
| market 2 = Embedded | | market 2 = Embedded | ||
| Line 44: | Line 44: | ||
| thread count = | | thread count = | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| max memory addr = | | max memory addr = | ||
| − | + | ||
| power = | | power = | ||
| v core = 3.45 V | | v core = 3.45 V | ||
| Line 80: | Line 80: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1 cache=16 | + | |l1 cache=16 KiB |
| − | |l1 break=1x16 | + | |l1 break=1x16 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
|l1 extra=(unified, write-back policy) | |l1 extra=(unified, write-back policy) | ||
| Line 91: | Line 91: | ||
== Features == | == Features == | ||
* [[has feature::System Management Mode]] (SMM) | * [[has feature::System Management Mode]] (SMM) | ||
| + | * [[processor p-rating::P75]] [[P-Rating]] | ||
== Documents == | == Documents == | ||
Latest revision as of 14:19, 13 December 2017
| Edit Values | |
| AM486DX5-133W16BHC | |
| 200px | |
| AM486DX5-133W16BHC, 1998 Week 7 | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | AM486DX5-133W16BHC |
| Part Number | AM486DX5-133W16BHC |
| Market | Desktop, Embedded |
| Introduction | 1997 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Am5x86 |
| Frequency | 133 MHz |
| Bus type | FSB |
| Bus speed | 33 MHz |
| Bus rate | 33 MT/s |
| Clock multiplier | 4 |
| CPUID | 04Ex, 04Fx |
| Microarchitecture | |
| Core Name | 5x |
| Process | 350 nm |
| Transistors | 1,600,000 |
| Technology | CMOS |
| Die | 43 mm² |
| Word Size | 32 bit |
| Cores | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Vcore | 3.45 V ± 0.15 V |
| Tcase | 0 °C – 85 °C |
The AM486DX5-133W16BHC was a high-performance 486-based microprocessor introduced by AMD in 1996 as part of their Am5x86 family. This processor had a clock multiplier of 4x, operating at 133 MHz with a bus speed of 33 MHz. This MPU had all the features offered by AMD's Enhanced Am486 such as a large 16 KB L1$ and various power management features. AMD marketed this chip as Pentium-75-comparable performance.
Contents
Cache[edit]
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative (unified, write-back policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)
- P75 P-Rating
Documents[edit]
See also[edit]
Facts about "AM486DX5-133W16BHC - AMD"
| has feature | System Management Mode + |
| l1$ description | 4-way set associative + |