From WikiChip
					
    Difference between revisions of "amd/am486/am486sx2-66"    
                	
														| m (Bot: switching template from {{mpu}} to a more generic {{chip}}) | |||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| {{amd title|Am486SX2-66}} | {{amd title|Am486SX2-66}} | ||
| − | {{ | + | {{chip | 
| | name                = Am486SX2-66 | | name                = Am486SX2-66 | ||
| | no image            = Yes | | no image            = Yes | ||
| Line 10: | Line 10: | ||
| | model number        = Am486SX2-66 | | model number        = Am486SX2-66 | ||
| | part number         = A80486SX2-66 | | part number         = A80486SX2-66 | ||
| − | |||
| | part number 2       =   | | part number 2       =   | ||
| | part number 3       =   | | part number 3       =   | ||
| + | | part number 4       =  | ||
| | market              = Desktop | | market              = Desktop | ||
| | first announced     =   | | first announced     =   | ||
| Line 46: | Line 46: | ||
| | thread count        =   | | thread count        =   | ||
| | max cpus            = 1 | | max cpus            = 1 | ||
| − | | max memory          = 4  | + | | max memory          = 4 GiB | 
| | max memory addr     =   | | max memory addr     =   | ||
| − | + | ||
| | power               =   | | power               =   | ||
| | v core              = 5 V | | v core              = 5 V | ||
| Line 82: | Line 82: | ||
| {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
| {{cache info | {{cache info | ||
| − | |l1 cache=8  | + | |l1 cache=8 KiB | 
| − | |l1 break=1x8  | + | |l1 break=1x8 KiB | 
| |l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
| |l1 extra=(unified, write-through policy) | |l1 extra=(unified, write-through policy) | ||
Latest revision as of 15:19, 13 December 2017
| Edit Values | |
| Am486SX2-66 | |
| General Info | |
| Designer | AMD | 
| Manufacturer | AMD | 
| Model Number | Am486SX2-66 | 
| Part Number | A80486SX2-66 | 
| Market | Desktop | 
| Introduction | April 1994 (launched) | 
| Shop | Amazon | 
| General Specs | |
| Family | Am486 | 
| Series | Am486SX2 | 
| Frequency | 66 MHz | 
| Bus type | FSB | 
| Bus speed | 33 MHz | 
| Bus rate | 33 MT/s | 
| Clock multiplier | 2 | 
| Microarchitecture | |
| Microarchitecture | 80486 | 
| Core Name | 486SX2 | 
| Process | 700 nm | 
| Transistors | 900,000 | 
| Technology | CMOS | 
| Word Size | 32 bit | 
| Cores | 1 | 
| Max Memory | 4 GiB | 
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) | 
| Electrical | |
| Vcore | 5 V | 
| OP Temperature | 0 °C – 85 °C | 
Am486SX2-66 was an 80486-compatible microprocessor introduced by AMD in early 1994. This processor has a clock multiplier of 2 with a core frequency of 66 MHz and a bus frequency of 33 MHz. As with the rest of the 486SX series, this MPU does not have a functional FPU on-die.
Cache[edit]
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KiB 8,192 B  0.00781 MiB | 1x8 KiB 4-way set associative (unified, write-through policy) | 
Graphics[edit]
This chip had no integrated graphics processing unit.
See also[edit]
Facts about "Am486SX2-66  - AMD"
| l1$ description | 4-way set associative + | 
| l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |