-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "or gate"
(Created page with "{{logic gates}} The '''OR gate''', is a basic logic gate that implements logical disjunction. ==Functionality== The OR gate outputs a HIGH if at least one of its inpu...") |
m |
||
(One intermediate revision by the same user not shown) | |||
Line 1: | Line 1: | ||
− | {{logic gates}} | + | {{title|OR Gate}}{{logic gates}} |
The '''OR gate''', is a basic [[logic gate]] that implements [[logical disjunction]]. | The '''OR gate''', is a basic [[logic gate]] that implements [[logical disjunction]]. | ||
Latest revision as of 03:51, 8 November 2015
Logic gates |
Basic gates Compound gates
Other topics |
The OR gate, is a basic logic gate that implements logical disjunction.
Functionality[edit]
The OR gate outputs a HIGH if at least one of its inputs is HIGH; otherwise it outputs a LOW. The OR gate can be expressed as \( Q = A \lor B = A + B \).
OR Gate | ||
---|---|---|
A | B | Q |
0 | 0 | 0 |
0 | 1 | 1 |
1 | 0 | 1 |
1 | 1 | 1 |
Retrieved from "https://en.wikichip.org/w/index.php?title=or_gate&oldid=12401"