From WikiChip
Difference between revisions of "intel/80486/486dx-33"
(8 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|i486DX-33}} | {{intel title|i486DX-33}} | ||
− | {{ | + | {{chip |
| name = Intel i486DX-33 | | name = Intel i486DX-33 | ||
| image = Ic-photo-intel-A80486DX-33-(486DX).png | | image = Ic-photo-intel-A80486DX-33-(486DX).png | ||
Line 42: | Line 42: | ||
| s-spec qs 3 = Q0588 | | s-spec qs 3 = Q0588 | ||
| cpuid = 402 | | cpuid = 402 | ||
− | | cpuid | + | | cpuid 2 = 404 |
− | | cpuid | + | | cpuid 3 = 414 |
− | | cpuid | + | | cpuid 4 = 415 |
| microarch = 80486 | | microarch = 80486 | ||
Line 61: | Line 61: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
+ | |||
− | |||
| power = 2.5 W | | power = 2.5 W | ||
| v core = 5 V | | v core = 5 V | ||
Line 75: | Line 75: | ||
| package size = CPGA | | package size = CPGA | ||
| package 2 = PQFP-196 | | package 2 = PQFP-196 | ||
− | | package type | + | | package type 2 = PQFP |
| package 3 = SQFP-208 | | package 3 = SQFP-208 | ||
| package type 3 = SQFP | | package type 3 = SQFP | ||
Line 87: | Line 87: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1 cache=8 | + | |l1 cache=8 KiB |
− | |l1 break=1x8 | + | |l1 break=1x8 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
− | |l1 extra=(unified, write-through policy ) | + | |l1 extra=(unified, write-through policy) |
}} | }} | ||
Line 105: | Line 105: | ||
File:Intel i486 dx 33mhz 2007 03 27.jpg|A80486DX-33, S-Spec SX419 | File:Intel i486 dx 33mhz 2007 03 27.jpg|A80486DX-33, S-Spec SX419 | ||
File:Intel i486 DX-33.jpg|A80486DX-33, S-Spec SX666 | File:Intel i486 DX-33.jpg|A80486DX-33, S-Spec SX666 | ||
+ | File:Intel i486 DX33 CPU SX 419.jpg|A80486DX-33, S-Spec SX419 | ||
</gallery> | </gallery> | ||
== See also == | == See also == | ||
* {{intel|80486|80486 family}} | * {{intel|80486|80486 family}} |
Latest revision as of 01:59, 18 December 2017
Edit Values | |
Intel i486DX-33 | |
A80486DX-33, S-Spec SX419 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i486DX-33 |
Part Number | A80486DX-33, MA80486DX-33, MG80486DX-33, MQ80486DX-33, KU80486DX-33, SB80486DX-33 |
S-Spec | SX329, SX412, SX419, SX666, SX668, SX729, SX767, SX810, SX829 Q0128 (QS), Q0364 (QS), Q0588 (QS) |
Introduction | May 7, 1990 (launched) |
Shop | Amazon |
General Specs | |
Family | 80486 |
Series | 486DX |
Frequency | 33 MHz |
Bus type | FSB |
Bus speed | 33 MHz |
Bus rate | 33 MT/s |
Clock multiplier | 1 |
CPUID | 402, 404, 414, 415 |
Microarchitecture | |
Microarchitecture | 80486 |
Core Name | 486DX |
Process | 1 µm, 800 nm |
Transistors | 1,200,000 |
Technology | CMOS |
Word Size | 32 bit |
Cores | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 2.5 W |
Vcore | 5 V ± 5% |
OP Temperature | 0 °C – 85 °C |
i486DX-33 was a fourth-generation x86 microprocessor introduced by Intel in 1990. This chip, which is based on the 80486 microarchitecture, operated at 33 MHz. This chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM).
Contents
Cache[edit]
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)