From WikiChip
Difference between revisions of "intel/core i7/i7-4960hq"
(→Cache) |
(Announcement and launch dates were both a year late (2014) whereas the chip actually debuted in 2013. See Intel's own site - https://ark.intel.com/products/76088/Intel-Core-i7-4960HQ-Processor-6M-Cache-up-to-3-80-GHz-) |
||
(11 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
− | {{intel title|i7-4960HQ}} | + | {{intel title|Core i7-4960HQ}} |
− | {{ | + | {{chip |
| name = Intel Core i7-4960HQ | | name = Intel Core i7-4960HQ | ||
| image = | | image = | ||
Line 6: | Line 6: | ||
| no image = yes | | no image = yes | ||
| caption = | | caption = | ||
+ | | designer = Intel | ||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = i7-4960HQ | | model number = i7-4960HQ | ||
| part number = CL8064701511001 | | part number = CL8064701511001 | ||
| market = Mobile | | market = Mobile | ||
− | | first announced = July 20, | + | | first announced = July 20, 2013 |
− | | first launched = September 1, | + | | first launched = September 1, 2013 |
| last order = May 22, 2015 | | last order = May 22, 2015 | ||
| last shipment = November 20, 2015 | | last shipment = November 20, 2015 | ||
Line 18: | Line 19: | ||
| locked = Yes | | locked = Yes | ||
| frequency = 2600 MHz | | frequency = 2600 MHz | ||
− | + | ||
| turbo frequency1 = 3800 MHz | | turbo frequency1 = 3800 MHz | ||
| turbo frequency2 = 3700 MHz | | turbo frequency2 = 3700 MHz | ||
Line 24: | Line 25: | ||
| turbo frequency4 = 3400 MHz | | turbo frequency4 = 3400 MHz | ||
| bus type = DMI 2.0 | | bus type = DMI 2.0 | ||
− | | bus speed = 5 GT/s | + | | bus speed = |
+ | | bus rate = 5 GT/s | ||
| clock multiplier = 26 | | clock multiplier = 26 | ||
| s-spec = SR1BS | | s-spec = SR1BS | ||
Line 38: | Line 40: | ||
| thread count = 8 | | thread count = 8 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 32 | + | | max memory = 32 GiB |
+ | |||
− | |||
| tdp = 47 W | | tdp = 47 W | ||
| temp max = 100 C | | temp max = 100 C | ||
− | + | |package module 1={{packages/intel/fcbga-1364}} | |
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
The '''Intel Core i7-4960HQ''' is a [[quad core]] [[64-bit architecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[Intel Iris Pro 5200]] integrated graphic and features a large 128 MB [[L4$]] cache called {{intel|Crystal Well}}. | The '''Intel Core i7-4960HQ''' is a [[quad core]] [[64-bit architecture|64-bit]] [[microprocessor]] designed by [[Intel]] in 2014. The microprocessor is based on the [[Haswell]] [[microarchitecture]]. This MPU includes the [[Intel Iris Pro 5200]] integrated graphic and features a large 128 MB [[L4$]] cache called {{intel|Crystal Well}}. | ||
== Cache == | == Cache == | ||
+ | {{main|intel/microarchitectures/haswell#Memory_Hierarchy|l1=Haswell § Cache}} | ||
This specific microprocessor includes the [[has feature::Crystal Well]] cache. | This specific microprocessor includes the [[has feature::Crystal Well]] cache. | ||
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KiB |
− | |l1i break=4x32 | + | |l1i break=4x32 KiB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core, write-back) | |l1i extra=(per core, write-back) | ||
− | |l1d cache=128 | + | |l1d cache=128 KiB |
− | |l1d break=4x32 | + | |l1d break=4x32 KiB |
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
|l1d extra=(per core, write-back) | |l1d extra=(per core, write-back) | ||
− | |l2 cache=1 | + | |l2 cache=1 MiB |
− | |l2 break=4x256 | + | |l2 break=4x256 KiB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
|l2 extra=(per core, write-back) | |l2 extra=(per core, write-back) | ||
− | |l3 cache=6 | + | |l3 cache=6 MiB |
|l3 desc=12-way set associative | |l3 desc=12-way set associative | ||
|l3 extra=(shared) | |l3 extra=(shared) | ||
− | |l4 cache=128 | + | |l4 cache=128 MiB |
|l4 desc=16-way set associative | |l4 desc=16-way set associative | ||
|l4 extra=(see {{intel|Crystal Well}}) | |l4 extra=(see {{intel|Crystal Well}}) | ||
Line 110: | Line 107: | ||
== Features == | == Features == | ||
− | {{ | + | {{x86 features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Latest revision as of 14:24, 12 February 2019
Edit Values | |||||||||||||
Intel Core i7-4960HQ | |||||||||||||
General Info | |||||||||||||
Designer | Intel | ||||||||||||
Manufacturer | Intel | ||||||||||||
Model Number | i7-4960HQ | ||||||||||||
Part Number | CL8064701511001 | ||||||||||||
S-Spec | SR1BS | ||||||||||||
Market | Mobile | ||||||||||||
Introduction | July 20, 2013 (announced) September 1, 2013 (launched) | ||||||||||||
End-of-life | May 22, 2015 (last order) November 20, 2015 (last shipment) | ||||||||||||
Shop | Amazon | ||||||||||||
General Specs | |||||||||||||
Family | Core i7 | ||||||||||||
Locked | Yes | ||||||||||||
Frequency | 2600 MHz | ||||||||||||
Turbo Frequency | 3800 MHz (1 core), 3700 MHz (2 cores), 3600 MHz (3 cores), 3400 MHz (4 cores) | ||||||||||||
Bus type | DMI 2.0 | ||||||||||||
Bus rate | 5 GT/s | ||||||||||||
Clock multiplier | 26 | ||||||||||||
Microarchitecture | |||||||||||||
Microarchitecture | Haswell | ||||||||||||
Platform | Shark Bay | ||||||||||||
Core Stepping | C0 | ||||||||||||
Process | 22 nm | ||||||||||||
Word Size | 64 bits | ||||||||||||
Cores | 4 | ||||||||||||
Threads | 8 | ||||||||||||
Max Memory | 32 GiB | ||||||||||||
Multiprocessing | |||||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||||
Electrical | |||||||||||||
TDP | 47 W | ||||||||||||
OP Temperature | – 100 C | ||||||||||||
Packaging | |||||||||||||
|
The Intel Core i7-4960HQ is a quad core 64-bit microprocessor designed by Intel in 2014. The microprocessor is based on the Haswell microarchitecture. This MPU includes the Intel Iris Pro 5200 integrated graphic and features a large 128 MB L4$ cache called Crystal Well.
Contents
Cache[edit]
- Main article: Haswell § Cache
This specific microprocessor includes the Crystal Well cache.
Cache Info [Edit Values] | ||
L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core, write-back) |
L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
4x256 KiB 8-way set associative (per core, write-back) |
L3$ | 6 MiB 6,144 KiB 6,291,456 B 0.00586 GiB |
12-way set associative (shared) |
L4$ | 128 MiB 131,072 KiB 134,217,728 B 0.125 GiB |
16-way set associative (see Crystal Well) |
Graphics[edit]
Integrated Graphic Information | |
GPU | Intel Iris Pro Graphics 5200 |
Displays | 3 |
Frequency | 200 MHz 0.2 GHz
200,000 KHz |
Max frequency | 1300 MHz 1.3 GHz
1,300,000 KHz |
Output | DisplayPort, Embedded DisplayPort, HDMI, VGA |
DirectX | 11.2, 12 |
OpenGL | 4.3 |
Max HDMI Res | 3840x2160 @60Hz |
Max DP Res | 3840x2160 @60Hz |
Max VGA Res | 2880x1800 @60Hz |
Memory controller[edit]
Integrated Memory Controller | |
Type | DDR3L-1333, DDR3L-1600 |
Controllers | 1 |
Channels | 2 |
ECC Support | No |
Max bandwidth | 25,600 MB/s |
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||
|
Facts about "Core i7-4960HQ - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-4960HQ - Intel#package + |
base frequency | 2,600 MHz (2.6 GHz, 2,600,000 kHz) + |
bus rate | 5,000 MT/s (5 GT/s, 5,000,000 kT/s) + |
bus type | DMI 2.0 + |
clock multiplier | 26 + |
core count | 4 + |
core stepping | C0 + |
designer | Intel + |
family | Core i7 + |
first announced | July 20, 2013 + |
first launched | September 1, 2013 + |
full page name | intel/core i7/i7-4960hq + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has feature | Crystal Well +, integrated gpu +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Trusted Execution Technology + and Transactional Synchronization Extensions + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Intel Iris Pro Graphics 5200 + |
integrated gpu base frequency | 200 MHz (0.2 GHz, 200,000 KHz) + |
integrated gpu max frequency | 1,300 MHz (1.3 GHz, 1,300,000 KHz) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
l4$ description | 16-way set associative + |
l4$ size | 128 MiB (131,072 KiB, 134,217,728 B, 0.125 GiB) + |
last order | May 22, 2015 + |
last shipment | November 20, 2015 + |
ldate | September 1, 2013 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) + |
max operating temperature | 100 C + |
microarchitecture | Haswell + |
model number | i7-4960HQ + |
name | Intel Core i7-4960HQ + |
package | FCBGA-1364 + |
part number | CL8064701511001 + |
platform | Shark Bay + |
process | 22 nm (0.022 μm, 2.2e-5 mm) + |
s-spec | SR1BS + |
smp max ways | 1 + |
tdp | 47 W (47,000 mW, 0.063 hp, 0.047 kW) + |
thread count | 8 + |
turbo frequency (1 core) | 3,800 MHz (3.8 GHz, 3,800,000 kHz) + |
turbo frequency (2 cores) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (3 cores) | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
turbo frequency (4 cores) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |