From WikiChip
Difference between revisions of "intel/core i5/i5-5675c"
< intel‎ | core i5

(Created page with "{{intel title|i5-5675C}} {{mpu | name = Intel Core i5-5675C | image = | image size = | no image = yes | caption = |...")
 
 
(13 intermediate revisions by 4 users not shown)
Line 1: Line 1:
−
{{intel title|i5-5675C}}
+
{{intel title|Core i5-5675C}}
−
{{mpu
+
{{chip
 
| name              = Intel Core i5-5675C
 
| name              = Intel Core i5-5675C
 
| image              =  
 
| image              =  
Line 6: Line 6:
 
| no image          = yes
 
| no image          = yes
 
| caption            =  
 
| caption            =  
 +
| designer          = Intel
 
| manufacturer      = Intel
 
| manufacturer      = Intel
 
| model number      = i5-5675C
 
| model number      = i5-5675C
 
| part number        = BX80658I55675C
 
| part number        = BX80658I55675C
−
| part number 1     = CM8065802483201
+
| part number 2     = CM8065802483201
 
| market            = Desktop
 
| market            = Desktop
 
| first announced    = April 15, 2015
 
| first announced    = April 15, 2015
Line 20: Line 21:
 
| locked            = Yes
 
| locked            = Yes
 
| frequency          = 3100 MHz
 
| frequency          = 3100 MHz
−
| turbo frequency    = yes
+
 
 
| turbo frequency1  = 3600 MHz
 
| turbo frequency1  = 3600 MHz
 
| turbo frequency2  = 3600 MHz
 
| turbo frequency2  = 3600 MHz
Line 26: Line 27:
 
| turbo frequency4  = 3500 MHz
 
| turbo frequency4  = 3500 MHz
 
| bus type          = DMI 2.0
 
| bus type          = DMI 2.0
−
| bus speed          = 5 GT/s
+
| bus speed          =
 +
| bus rate          = 5 GT/s
 
| clock multiplier  = 31
 
| clock multiplier  = 31
 
| s-spec            = SR2FX
 
| s-spec            = SR2FX
Line 35: Line 37:
 
| core stepping      = G0
 
| core stepping      = G0
 
| process            = 14 nm
 
| process            = 14 nm
−
| die size          =  
+
| die size          = 133 mm2
 +
| transistors        = 1.900.000
 
| word size          = 64 bits
 
| word size          = 64 bits
 
| core count        = 4
 
| core count        = 4
 
| thread count      = 4
 
| thread count      = 4
 
| max cpus          = 1
 
| max cpus          = 1
−
| max memory        = 32 GB
+
| max memory        = 32 GiB
 +
 
  
−
| electrical        = Yes
 
 
| tdp                = 65 W
 
| tdp                = 65 W
 
| temp max          = 100 C
 
| temp max          = 100 C
Line 59: Line 62:
  
 
== Cache ==
 
== Cache ==
−
{{cache
+
{{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}}
−
| l1 cache           = 128 KB
+
{{cache info
−
| l1 desc            =
+
|l1i cache=128 KiB
−
| l1 inst            = 4x32 KB
+
|l1i break=4x32 KiB
−
| l1 inst desc       = 8-way set associative, per core, write-back
+
|l1i desc=8-way set associative
−
| l1 data            = 4x32 KB
+
|l1i extra=(per core, write-back)
−
| l1 data desc       = 8-way set associative, per core, write-back
+
|l1d cache=128 KiB
−
| l2 cache           = 1 MB
+
|l1d break=4x32 KiB
−
| l2 desc           = 4x256 KB 8-way set associative, per core, write-back
+
|l1d desc=8-way set associative
−
| l3 cache           = 4 MB
+
|l1d extra=(per core, write-back)
−
| l3 desc           = shared
+
|l2 cache=1 MiB
−
| l4 cache          =
+
|l2 break=4x256 KiB
−
| l4 desc            =  
+
|l2 desc=8-way set associative
 +
|l2 extra=(per core, write-back)
 +
|l3 cache=4 MiB
 +
|l3 desc=12-way set associative
 +
|l3 extra=(shared)
 
}}
 
}}
  
Line 80: Line 87:
 
| frequency          = 300 MHz
 
| frequency          = 300 MHz
 
| max frequency      = 1100 MHz
 
| max frequency      = 1100 MHz
−
| max memory        = 1700 MB
+
| max memory        = 1700 MiB
 
| output edp        = Yes
 
| output edp        = Yes
 
| output dp          = Yes
 
| output dp          = Yes
Line 115: Line 122:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 16
 
| pcie lanes        = 16
Line 124: Line 131:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
 
| em64t    = Yes
 
| em64t    = Yes
 
| nx        = Yes
 
| nx        = Yes

Latest revision as of 17:17, 2 November 2019

Edit Values
Intel Core i5-5675C
General Info
DesignerIntel
ManufacturerIntel
Model Numberi5-5675C
Part NumberBX80658I55675C,
CM8065802483201
S-SpecSR2FX
MarketDesktop
IntroductionApril 15, 2015 (announced)
April 15, 2015 (launched)
ShopAmazon
General Specs
FamilyCore i5
Series5600
LockedYes
Frequency3100 MHz
Turbo Frequency3600 MHz (1 core),
3600 MHz (2 cores),
3500 MHz (3 cores),
3500 MHz (4 cores)
Bus typeDMI 2.0
Bus rate5 GT/s
Clock multiplier31
Microarchitecture
MicroarchitectureBroadwell
Core SteppingG0
Process14 nm
Transistors1.900.000
Die133 mm2
Word Size64 bits
Cores4
Threads4
Max Memory32 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP65 W
cTDP down37 W
cTDP down frequency2100 MHz
OP Temperature – 100 C

The Intel Core i5-5675C is a quad core 64-bit microprocessor introduced by Intel in 2015. The microprocessor is based on the Broadwell microarchitecture, manufactured using 14nm process and incorporates the Iris Pro Graphics 6200. This MPU has support for configurable TDP down mode allowing downclocking it to 2.1GHz with 37W TDP.

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L1D$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core, write-back)
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
4x256 KiB 8-way set associative (per core, write-back)
L3$ 4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
12-way set associative (shared)

Graphics[edit]

Integrated Graphic Information
GPU Intel Iris Pro Graphics 6200
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 1100 MHz
1.1 GHz
1,100,000 KHz
Max memory 1700 MiB
1,740,800 KiB
1,782,579,200 B
1.66 GiB
Output DisplayPort, Embedded DisplayPort, HDMI, VGA, DVI
DirectX 11.2
OpenGL 4.3
OpenCL 2.0
HDMI 1.4a
DP 1.2
eDP 1.3
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 3840x2160 @60 Hz
Max eDP Res 3840x2160 @60 Hz
Max VGA Res 1920x1200 @60 Hz

Memory controller[edit]

Integrated Memory Controller
Type DDR3L-1333, DDR3L-1600, DDR3L-1866
Controllers 1
Channels 2
ECC Support No
Max bandwidth 25,600 MB/s
Max memory 32,768 MB

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes16
Configs1x16, 1x8+2x4


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i5/i5-5675c&oldid=94253"
Facts about "Core i5-5675C - Intel"
RDF feed
has featureintegrated gpu +
integrated gpuIntel Iris Pro Graphics 6200 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency1,100 MHz (1.1 GHz, 1,100,000 KHz) +
l2$ description4x256 KB 8-way set associative, per core, write-back +
l3$ descriptionshared +