From WikiChip
Difference between revisions of "intel/3000"
(Undo revision 96021 by 51.79.19.31 (talk)) |
|||
(7 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|3000}} | {{intel title|3000}} | ||
{{ic family | {{ic family | ||
− | | title | + | | title = Intel 3000 Series |
− | | image | + | | image = KL intel D3002.jpg |
− | | caption | + | | caption = Intel D3002, CPU of the 3000 series |
− | | developer | + | | developer = Intel |
− | | manufacturer = | + | | manufacturer = Intel |
− | | production = | + | | production start = 1974 |
− | | release | + | | production end = 1976 |
− | | arch | + | | release = 1974 |
− | | proc | + | | arch = 2-bit bit-slice |
− | | tech | + | | word = variable |
− | | clock = 8.33 | + | | proc = 10 μm |
− | | package | + | | tech = Schottky TTL |
+ | | clock min = 8.33 MHz | ||
+ | | clock max = 16.67 MHz | ||
+ | | package = DIP28 | ||
+ | | package 2 = DIP40 | ||
}} | }} | ||
− | The '''Intel 3000''' series is a [[microprocessor family|family]] of [[2-bit architecture|2-bit]] [[bit-slice microprocessor|bit-slice]] [[microprocessor]] components developed by [[Intel]] and introduced in | + | The '''Intel 3000''' series is a [[microprocessor family|family]] of [[2-bit architecture|2-bit]] [[bit-slice microprocessor|bit-slice]] [[microprocessor]] components developed by [[Intel]] and introduced in early 1974. The series was made using used [[bipolar]] [[schottky transistor-transistor logic|Schottky transistors]]. |
==2nd source== | ==2nd source== | ||
Signetics was the only 2nd source. Later on Czechoslovakian and USSR based clones of the 3000 series were made as well. | Signetics was the only 2nd source. Later on Czechoslovakian and USSR based clones of the 3000 series were made as well. | ||
Line 27: | Line 31: | ||
! Part !! Description | ! Part !! Description | ||
|- | |- | ||
− | | {{ | + | | {{\|3001}} || Microprogram control unit |
|- | |- | ||
− | | {{ | + | | {{\|3002}} || CPU |
|- | |- | ||
− | | {{ | + | | {{\|3003}} || Carry-lookahead adder |
|- | |- | ||
− | | {{ | + | | {{\|3205}} || 1 of 8 binary decoder |
|- | |- | ||
− | | {{ | + | | {{\|3207}} || Quad Bipolar-to-MDS Level Shifter and Driver |
|- | |- | ||
− | | {{ | + | | {{\|3208}} || Hex Sense Amplifier for MOS Memories |
|- | |- | ||
− | | {{ | + | | {{\|3210}} || TTL-to-MOS Level Shifter and High Voltage Clock Driver |
|- | |- | ||
− | | {{ | + | | {{\|3211}} || ECL-to-MOS Level Shifter and High Voltage Clock Driver |
|- | |- | ||
− | | {{ | + | | {{\|3212}} || Multimode latch buffer |
|- | |- | ||
− | | {{ | + | | {{\|3214}} || Priority interrupt unit |
|- | |- | ||
− | | {{ | + | | {{\|3216}} || Noninverting bidirectional bus driver |
|- | |- | ||
− | | {{ | + | | {{\|3222}} || Refresh Controller for 4K NMOS DRAMs |
|- | |- | ||
− | | {{ | + | | {{\|3226}} || Inverting bidirectional bus driver |
|- | |- | ||
− | | {{ | + | | {{\|3232}} || Address Multiplexer and Refresh Counter for 4K DRAMs |
|- | |- | ||
− | | {{ | + | | {{\|3235}} || Quad Bipolar-to-MOS Level Shifter and Drive |
|- | |- | ||
− | | {{ | + | | {{\|3242}} || Address Multiplexer and Refresh Counter for 16K DRAMs |
|- | |- | ||
− | | {{ | + | | {{\|3245}} || Quad Bipolar TTL-to-MOS Level Shifter and Driver for 4K |
|- | |- | ||
− | | {{ | + | | {{\|3246}} || Quad Bipolar ECL-to-MOS Level Shifter and Driver for 4K |
|- | |- | ||
− | | {{ | + | | {{\|3404}} || High-performance 6-bit Latch |
|- | |- | ||
− | | {{ | + | | {{\|3408}} || Hex Sense Amp and Latch for MOS Memories |
|- | |- | ||
− | | {{ | + | | {{\|3601}} || 256x4-bit programable read-only memory |
|- | |- | ||
− | | {{ | + | | {{\|3604}} || 512x8·bit programable read-only memory |
|- | |- | ||
− | | {{ | + | | {{\|3301A}} || 256x4-bit read·only memory |
|- | |- | ||
− | | {{ | + | | {{\|3304A}} || 512x8-bit read-only memory |
|- | |- | ||
|} | |} | ||
− | == | + | == Systems == |
* [[decision data/system/4|Decisions Data System/4]], 3000 series used for the [[coprocessor]] | * [[decision data/system/4|Decisions Data System/4]], 3000 series used for the [[coprocessor]] | ||
+ | * The Signetics' 8080 Emulator was constructed using the 3000 series | ||
== Documents == | == Documents == | ||
* [[:File:1975 Intel Data Catalog.pdf|1975 Intel Data Catalog]], 3000 Series starts on page 6-53 | * [[:File:1975 Intel Data Catalog.pdf|1975 Intel Data Catalog]], 3000 Series starts on page 6-53 | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Latest revision as of 04:03, 18 February 2020
The Intel 3000 series is a family of 2-bit bit-slice microprocessor components developed by Intel and introduced in early 1974. The series was made using used bipolar Schottky transistors.
2nd source[edit]
Signetics was the only 2nd source. Later on Czechoslovakian and USSR based clones of the 3000 series were made as well.
Design[edit]
This section is empty; you can help add the missing info by editing this page. |
Family members[edit]
Family Members | |
---|---|
Part | Description |
3001 | Microprogram control unit |
3002 | CPU |
3003 | Carry-lookahead adder |
3205 | 1 of 8 binary decoder |
3207 | Quad Bipolar-to-MDS Level Shifter and Driver |
3208 | Hex Sense Amplifier for MOS Memories |
3210 | TTL-to-MOS Level Shifter and High Voltage Clock Driver |
3211 | ECL-to-MOS Level Shifter and High Voltage Clock Driver |
3212 | Multimode latch buffer |
3214 | Priority interrupt unit |
3216 | Noninverting bidirectional bus driver |
3222 | Refresh Controller for 4K NMOS DRAMs |
3226 | Inverting bidirectional bus driver |
3232 | Address Multiplexer and Refresh Counter for 4K DRAMs |
3235 | Quad Bipolar-to-MOS Level Shifter and Drive |
3242 | Address Multiplexer and Refresh Counter for 16K DRAMs |
3245 | Quad Bipolar TTL-to-MOS Level Shifter and Driver for 4K |
3246 | Quad Bipolar ECL-to-MOS Level Shifter and Driver for 4K |
3404 | High-performance 6-bit Latch |
3408 | Hex Sense Amp and Latch for MOS Memories |
3601 | 256x4-bit programable read-only memory |
3604 | 512x8·bit programable read-only memory |
3301A | 256x4-bit read·only memory |
3304A | 512x8-bit read-only memory |
Systems[edit]
- Decisions Data System/4, 3000 series used for the coprocessor
- The Signetics' 8080 Emulator was constructed using the 3000 series
Documents[edit]
- 1975 Intel Data Catalog, 3000 Series starts on page 6-53
Facts about "3000 - Intel"
designer | <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> + |
full page name | intel/3000 + |
instance of | integrated circuit family + |
main designer | Intel + |
manufacturer | <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> + |
name | Intel 3000 Series + |
package | <a href="/w/index.php?title=DIP28&action=edit&redlink=1" class="new" title="DIP28 (page does not exist)">DIP28</a>, <a href="/w/index.php?title=DIP40&action=edit&redlink=1" class="new" title="DIP40 (page does not exist)">DIP40</a> + |