-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "Template:intel alder lake die c0"
(Created page with "{{main|intel/microarchitectures/alder lake#ADL-S (8P+8E)|l1=Alder Lake § ADL-S (8P+8E) Die}} {{amd|Alder Lake S (C0)|l=core}} microprocessors are fabricated on Intel's ...") |
|||
Line 6: | Line 6: | ||
* 215.25 mm² die size | * 215.25 mm² die size | ||
− | :[[File:alder lake die.png|400px|link=intel/microarchitectures/alder lake#ADL-S (8P+8E)]] | + | |
+ | :[[File:alder lake die 2.png|400px|link=intel/microarchitectures/alder lake#ADL-S (8P+8E)]] |
Revision as of 12:50, 4 November 2021
- Main article: Alder Lake § ADL-S (8P+8E) Die
Alder Lake S (C0) microprocessors are fabricated on Intel's Intel 7 process. This SoC uses a single 215.25 mm² monolithic die which includes both the CPU cores along with the integrated GPU and various other additional components.
- Intel 7 process
- 10.5 mm x 20.5 mm
- 215.25 mm² die size