From WikiChip
Difference between revisions of "intel/microarchitectures/alder lake"
< intel‎ | microarchitectures

(https://newsroom.intel.com/wp-content/uploads/sites/11/2020/08/Intel-Architecture-Day-2020-Presentation-Slides.pdf)
Line 8: Line 8:
 
|process=10 nm
 
|process=10 nm
 
|isa=x86-64
 
|isa=x86-64
|predecessor=Tiger Lake
+
|predecessor=Lakefield
|predecessor link=intel/microarchitectures/tiger lake
+
|predecessor link=intel/microarchitectures/Lakefield
|successor=Meteor Lake
 
|successor link=intel/microarchitectures/meteor lake
 
 
}}
 
}}
'''Alder Lake''' ('''ADL''') is [[Intel]]'s successor to {{\\|Tiger Lake}}, a [[10 nm]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices.
+
'''Alder Lake''' ('''ADL''') is [[Intel]]'s successor to {{\\|Lakefield}}, a [[10 nm]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices.
  
  
Line 24: Line 22:
  
  
=== Key changes from {{\\|Tiger Lake}}===
+
=== Key changes from {{\\|Lakefield}}===
 
* Core
 
* Core
 
** Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture
 
** Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture

Revision as of 23:35, 14 August 2020

Edit Values
Alder Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2021
Process10 nm
Instructions
ISAx86-64
Succession

Alder Lake (ADL) is Intel's successor to Lakefield, a 10 nm microarchitecture for mainstream workstations, desktops, and mobile devices.


Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Process Technology

History

Architecture

Key changes from Lakefield

  • Core
    • Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture
codenameAlder Lake +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/alder lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameAlder Lake +
process10 nm (0.01 μm, 1.0e-5 mm) +