(→Graphics) |
(Additional phone added to list of devices using this chipset.) |
||
(12 intermediate revisions by 7 users not shown) | |||
Line 1: | Line 1: | ||
{{mediatek title|Helio P10 M (MT6755M)}} | {{mediatek title|Helio P10 M (MT6755M)}} | ||
− | {{ | + | {{chip |
− | | name | + | |name=Helio P10 M |
− | | no image | + | |no image=Yes |
− | + | |designer=MediaTek | |
− | + | |designer 2=ARM Holdings | |
− | + | |manufacturer=TSMC | |
− | | designer | + | |model number=P10 M |
− | | designer 2 | + | |part number=MT6755M |
− | | manufacturer | + | |part number 2=MTK6755M |
− | | model number | + | |market=Mobile |
− | | part number | + | |market 2=Embedded |
− | | part number 2 | + | |first announced=June 1, 2015 |
− | | market | + | |first launched=January, 2016 |
− | | market 2 | + | |family=Helio |
− | | first announced | + | |series=Helio P |
− | | first launched | + | |frequency=1,800 MHz |
− | + | |frequency 2=1,200 MHz | |
− | + | |bus type=AMBA 4 AXI | |
− | + | |isa=ARMv8 | |
− | + | |isa family=ARM | |
− | | family | + | |microarch=Cortex-A53 |
− | | series | + | |core name=Cortex-A53 |
− | + | |process=28 nm | |
− | | frequency | + | |technology=CMOS |
− | | frequency 2 | + | |word size=64 bit |
− | | bus type | + | |core count=8 |
− | | | + | |thread count=8 |
− | + | |max cpus=1 | |
− | + | |max memory=4 GiB | |
− | + | |v core=1 V | |
− | + | |v io=1.8 V | |
− | | isa family | + | |v io 2=2.8 V |
− | + | |v io 3=3.3 V | |
− | | microarch | + | |temp min=-20 °C |
− | + | |temp max=80 °C | |
− | + | |tjunc max=125 °C | |
− | | core name | + | |tstorage min=0 °C |
− | + | |tstorage max=125 °C | |
− | |||
− | |||
− | | process | ||
− | |||
− | | technology | ||
− | |||
− | |||
− | |||
− | | word size | ||
− | | core count | ||
− | | thread count | ||
− | | max cpus | ||
− | | max memory | ||
− | |||
− | |||
− | |||
− | | v core | ||
− | |||
− | | v io | ||
− | | v io 2 | ||
− | | v io 3 | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | temp min | ||
− | | temp max | ||
− | |||
− | | tjunc max | ||
− | |||
− | |||
− | | tstorage min | ||
− | | tstorage max | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | '''Helio P10 M''' ('''MT6755M''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early-[[2016]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[28 nm process]], operates at up to 1.8 GHz and supports single-channel LPDDR3- | + | '''Helio P10 M''' ('''MT6755M''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early-[[2016]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[28 nm process]], operates at up to 1.8 GHz and supports up to 4 GiB of single-channel LPDDR3-1866 memory. This chip incorporates the {{imgtec|Mali-T880}} [[IGP]] operating at 650 MHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 6. |
This processor is made of two independent clusters of {{armh|Cortex-A53|l=arch}} with four cores each linked together via a {{armh|CCI-400}}. The two clusters have a maximum operating frequency of 1.8 GHz and 1.2 GHz respectively. | This processor is made of two independent clusters of {{armh|Cortex-A53|l=arch}} with four cores each linked together via a {{armh|CCI-400}}. The two clusters have a maximum operating frequency of 1.8 GHz and 1.2 GHz respectively. | ||
Line 108: | Line 61: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type=LPDDR3- | + | |type=LPDDR3-1866 |
|ecc=No | |ecc=No | ||
|max mem=4 GiB | |max mem=4 GiB | ||
|controllers=1 | |controllers=1 | ||
|channels=1 | |channels=1 | ||
+ | |width=32 bit | ||
|max bandwidth=6.95 GiB/s | |max bandwidth=6.95 GiB/s | ||
|bandwidth schan=6.95 GiB/s | |bandwidth schan=6.95 GiB/s | ||
Line 207: | Line 161: | ||
== Utilizing devices == | == Utilizing devices == | ||
* [[used by::Alcatel Pop 4S]] | * [[used by::Alcatel Pop 4S]] | ||
+ | * [[used by::Alcatel Flash Plus 2]] | ||
* [[used by::Gionee M6]] | * [[used by::Gionee M6]] | ||
* [[used by::Gionee S6 Pro]] | * [[used by::Gionee S6 Pro]] | ||
Line 212: | Line 167: | ||
* [[used by::TP-Link Neffos X1]] | * [[used by::TP-Link Neffos X1]] | ||
* [[used by::Vernee Mars]] | * [[used by::Vernee Mars]] | ||
+ | * [[used by::Meizu M3 Note]] | ||
+ | * [[used by::UMi Max]] | ||
+ | * [[used by::Vodafone Smart Ultra 7 VFD700]] | ||
+ | * [[used by::LG X power LS755]] | ||
+ | * [[used by::LG VS835(V2 Stylo)]] | ||
{{expand list}} | {{expand list}} |
Latest revision as of 08:40, 12 February 2020
Edit Values | |
Helio P10 M | |
General Info | |
Designer | MediaTek, ARM Holdings |
Manufacturer | TSMC |
Model Number | P10 M |
Part Number | MT6755M, MTK6755M |
Market | Mobile, Embedded |
Introduction | June 1, 2015 (announced) January, 2016 (launched) |
General Specs | |
Family | Helio |
Series | Helio P |
Frequency | 1,800 MHz, 1,200 MHz |
Bus type | AMBA 4 AXI |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Microarchitecture | Cortex-A53 |
Core Name | Cortex-A53 |
Process | 28 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 1 V |
VI/O | 1.8 V, 2.8 V, 3.3 V |
OP Temperature | -20 °C – 80 °C |
Tjunction | – 125 °C |
Tstorage | 0 °C – 125 °C |
Helio P10 M (MT6755M) is a 64-bit octa-core ARM LTE system on a chip designed by MediaTek and introduced in early-2016. This SoC, which incorporates eight Cortex-A53 cores and is manufactured on TSMC's 28 nm process, operates at up to 1.8 GHz and supports up to 4 GiB of single-channel LPDDR3-1866 memory. This chip incorporates the Mali-T880 IGP operating at 650 MHz. This SoC has a modem supporting LTE User Equipment (UE) category 6.
This processor is made of two independent clusters of Cortex-A53 with four cores each linked together via a CCI-400. The two clusters have a maximum operating frequency of 1.8 GHz and 1.2 GHz respectively.
The 'M' verison (MT6755M) is identical to the regular MT6755 except for the GPU and CPU lower clock speeds.
Contents
Cache[edit]
- Main article: Cortex-A53 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||
|
Wireless[edit]
Wireless Communications | |||||||||||||
Wi-Fi | |||||||||||||
WiFi |
| ||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Cellular | |||||||||||||
2G |
| ||||||||||||
3G |
| ||||||||||||
4G |
|
Image[edit]
- Integrated image signal processor supports 21 MP
- Supports image stabilization
- Supports video stabilization
- Supports noise reduction
- Supports lens shading correction
- Supports AE/AWB/AF
- Supports edge enhancement
- Supports face detection and visual tracking
- Hardware JPEG encoder
Video[edit]
- HEVC decoder 4k2k @ 30fps
- H.264 decoder (30fps/40Mbps)
- Sorenson H.263/H.263 decoder (1080p @ 60fps/40Mbps)
- MPEG-4 SP/ASP decoder (1080p @ 60fps/40Mbps)
- DIVX4/DIVX5/DIVX6/DIVX HD/XVID decoder (1080p @ 60fps/40Mbps)
- VP8 / VC-1 decoders
- MPEG-4 / H.263 / H.264 / HEVC encoders
Audio[edit]
- Audio content sampling rates 8kHz to 192kHz
- Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
- I2S, PCM
- Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
- Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
- 7.1 channel MHL output
Utilizing devices[edit]
- Alcatel Pop 4S
- Alcatel Flash Plus 2
- Gionee M6
- Gionee S6 Pro
- InFocus S1
- TP-Link Neffos X1
- Vernee Mars
- Meizu M3 Note
- UMi Max
- Vodafone Smart Ultra 7 VFD700
- LG X power LS755
- LG VS835(V2 Stylo)
This list is incomplete; you can help by expanding it.
base frequency | 1,800 MHz (1.8 GHz, 1,800,000 kHz) + and 1,200 MHz (1.2 GHz, 1,200,000 kHz) + |
bus type | AMBA 4 AXI + |
core count | 8 + |
core name | Cortex-A53 + |
core voltage | 1 V (10 dV, 100 cV, 1,000 mV) + |
designer | MediaTek + and ARM Holdings + |
family | Helio + |
first announced | June 1, 2015 + |
first launched | January 2016 + |
full page name | mediatek/helio/mt6755m + |
has 2g support | true + |
has 3g support | true + |
has 4g support | true + |
has csd support | true + |
has dc-hsdpa support | true + |
has e-utran support | true + |
has ecc memory support | false + |
has edge support | true + |
has gprs support | true + |
has gsm support | true + |
has hsupa support | true + |
has lte advanced support | true + |
has td-scdma support | true + |
has umts support | true + |
instance of | microprocessor + |
integrated gpu | Mali-T860 + |
integrated gpu base frequency | 650 MHz (0.65 GHz, 650,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 2 + |
io voltage | 1.8 V (18 dV, 180 cV, 1,800 mV) +, 2.8 V (28 dV, 280 cV, 2,800 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) + |
isa | ARMv8 + |
isa family | ARM + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
ldate | January 2016 + |
manufacturer | TSMC + |
market segment | Mobile + and Embedded + |
max cpu count | 1 + |
max junction temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max memory bandwidth | 6.95 GiB/s (7,116.8 MiB/s, 7.463 GB/s, 7,462.506 MB/s, 0.00679 TiB/s, 0.00746 TB/s) + |
max memory channels | 1 + |
max operating temperature | 80 °C + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Cortex-A53 + |
min operating temperature | -20 °C + |
min storage temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | P10 M + |
name | Helio P10 M + |
part number | MT6755M + and MTK6755M + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
series | Helio P + |
smp max ways | 1 + |
supported memory type | LPDDR3-1866 + |
technology | CMOS + |
thread count | 8 + |
used by | Alcatel Pop 4S +, Alcatel Flash Plus 2 +, Gionee M6 +, Gionee S6 Pro +, InFocus S1 +, TP-Link Neffos X1 +, Vernee Mars +, Meizu M3 Note +, UMi Max +, Vodafone Smart Ultra 7 VFD700 +, LG X power LS755 + and LG VS835(V2 Stylo) + |
user equipment category | 6 + |
word size | 64 bit (8 octets, 16 nibbles) + |