Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:expansions"
| (9 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
<div style="background:#f9f9f9; margin: 10px 2px 10px 2px; padding: 5px; border: 1px solid #a7d7f9; display: inline-block; width: 700px;"> | <div style="background:#f9f9f9; margin: 10px 2px 10px 2px; padding: 5px; border: 1px solid #a7d7f9; display: inline-block; width: 700px;"> | ||
| − | <span style="margin: -12px -2px; float: right;">[[Special:FormEdit/ | + | <span style="margin: -12px -2px; float: right;">[[Special:FormEdit/expansion/{{FULLPAGENAME}}|<nowiki>[Edit/Modify Expansions Info]</nowiki>]]</span> |
<table> | <table> | ||
<tr> | <tr> | ||
| Line 56: | Line 56: | ||
--><table style="text-align: left;"><!-- | --><table style="text-align: left;"><!-- | ||
--><tr><th>Revision</th><td>{{{pcie revision}}}</td></tr><!-- | --><tr><th>Revision</th><td>{{{pcie revision}}}</td></tr><!-- | ||
| − | -->{{#if: {{{pcie lanes|}}} | <tr><th style="width: 80px;">Max Lanes</th><td>{{{pcie lanes}}}</td></tr> }}<!-- | + | -->{{#if: {{{pcie lanes|}}} | <tr><th style="width: 80px;">Max Lanes</th><td>[[max pcie lanes::{{{pcie lanes}}}| ]]{{{pcie lanes}}}</td></tr> }}<!-- |
-->{{#if: {{{pcie config|}}} | <tr><th style="width: 80px;">Configs</th><td><!-- | -->{{#if: {{{pcie config|}}} | <tr><th style="width: 80px;">Configs</th><td><!-- | ||
-->{{{pcie config}}}<!-- | -->{{{pcie config}}}<!-- | ||
| Line 116: | Line 116: | ||
--></div> | --></div> | ||
}}<!-- | }}<!-- | ||
| − | -->{{#if:{{{integrated lan|}}}{{{gp io|}}}|<!-- | + | -->{{#if: {{{lpc revision|}}} | <!-- |
| + | --><div style="width: 300px; display: inline-block;"><!-- | ||
| + | --><table><!-- | ||
| + | --><tr><!-- | ||
| + | --><th style="width: 50px;">[[LPC Bus|LPC]]</th><!-- | ||
| + | --><td><!-- | ||
| + | --><table style="text-align: left;"><!-- | ||
| + | --><tr><th style="width: 80px;">Revision</th><td>{{{lpc revision}}}{{#if: {{{lpc revision 2|}}}|, {{{lpc revision 2}}}}}</td></tr><!-- | ||
| + | -->{{#if: {{{lpc ports|}}} | <tr><th style="width: 80px;">Ports</th><td>{{{lpc ports}}}</td></tr> }}<!-- | ||
| + | --></table><!-- | ||
| + | --></td><!-- | ||
| + | --></tr><!-- | ||
| + | --></table><!-- | ||
| + | --></div> | ||
| + | }}<!-- | ||
| + | -->{{#if: {{{i2c|}}} | <!-- | ||
| + | --><div style="width: 300px; display: inline-block;"><!-- | ||
| + | --><table><!-- | ||
| + | --><tr><!-- | ||
| + | --><th style="width: 50px;">[[I²C]]</th><!-- | ||
| + | --><td><!-- | ||
| + | --><table style="text-align: left;"><!-- | ||
| + | -->{{#if: {{{i2c ports|}}} | <tr><th style="width: 80px;">Ports</th><td>{{{i2c ports}}}</td></tr> }}<!-- | ||
| + | --></table><!-- | ||
| + | --></td><!-- | ||
| + | --></tr><!-- | ||
| + | --></table><!-- | ||
| + | --></div> | ||
| + | }}<!-- | ||
| + | -->{{#if:{{{integrated lan|}}}{{{gp io|}}}{{{jtag|}}}|<!-- | ||
--><hr><!-- | --><hr><!-- | ||
--><table><!-- | --><table><!-- | ||
-->{{#if: {{{integrated lan|}}} | <tr><th>Integrated LAN</th><td>{{{integrated lan}}}</td></tr> }}<!-- | -->{{#if: {{{integrated lan|}}} | <tr><th>Integrated LAN</th><td>{{{integrated lan}}}</td></tr> }}<!-- | ||
-->{{#if: {{{gp io|}}} | <tr><th>GP I/O</th><td>{{{gp io}}}</td></tr> }}<!-- | -->{{#if: {{{gp io|}}} | <tr><th>GP I/O</th><td>{{{gp io}}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{{jtag|}}} | <tr><th>JTAG</th><td>{{{jtag}}}</td></tr> }}<!-- | ||
--></table><!-- | --></table><!-- | ||
-->}} | -->}} | ||
| Line 127: | Line 157: | ||
</table> | </table> | ||
</div> | </div> | ||
| + | {{#subobject:io | ||
| + | |io_pcie_max_lanes={{{pcie lanes|}}} | ||
| + | |io_pcie_revision={{{pcie revision|}}} | ||
| + | |io_pcie_config={{{pcie config|}}} | ||
| + | |io_pcie_config={{{pcie config 2|}}} | ||
| + | |io_pcie_config={{{pcie config 3|}}} | ||
| + | |io_pcie_config={{{pcie config 4|}}} | ||
| + | |io_pcie_config={{{pcie config 5|}}} | ||
| + | }} | ||
Latest revision as of 12:33, 27 December 2019
 |
Expansion Options
|
|