From WikiChip
Difference between revisions of "mediatek/helio/mt6757"
(My phone) |
|||
(41 intermediate revisions by 30 users not shown) | |||
Line 1: | Line 1: | ||
{{mediatek title|Helio P20 (MT6757)}} | {{mediatek title|Helio P20 (MT6757)}} | ||
− | {{ | + | {{chip |
− | + | |name=Helio P20 | |
− | | name | + | |no image=Yes |
− | | no image | + | |designer=MediaTek |
− | + | |designer 2=ARM Holdings | |
− | + | |manufacturer=TSMC | |
− | + | |model number=P20 | |
− | | designer | + | |part number=MT6757 |
− | | designer 2 | + | |part number 2=MTK6757 |
− | | manufacturer | + | |market=Mobile |
− | | model number | + | |market 2=Embedded |
− | | part number | + | |first announced=September 22, 2016 |
− | | part number 2 | + | |first launched=November, 2016 |
− | | market | + | |family=Helio |
− | | market 2 | + | |series=Helio P |
− | | first announced | + | |frequency=2,300 MHz |
− | | first launched | + | |bus type=AMBA 4 AXI |
− | + | |isa=ARMv8 | |
− | + | |isa family=ARM | |
− | + | |microarch=Cortex-A53 | |
− | + | |core name=Cortex-A53 | |
− | | family | + | |process=16 nm |
− | | series | + | |technology=CMOS |
− | + | |word size=64 bit | |
− | | frequency | + | |core count=8 |
− | + | |thread count=8 | |
− | | bus type | + | |max cpus=1 |
− | | | + | |max memory=6 GiB |
− | |||
− | |||
− | |||
− | |||
− | | isa family | ||
− | |||
− | | microarch | ||
− | |||
− | |||
− | | core name | ||
− | |||
− | |||
− | |||
− | | process | ||
− | |||
− | | technology | ||
− | |||
− | |||
− | |||
− | | word size | ||
− | | core count | ||
− | | thread count | ||
− | | max cpus | ||
− | | max memory | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | '''Helio P20''' ('''MT6757''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and | + | '''Helio P20''' ('''MT6757''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and launched in late [[2016]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[16 nm process]], operates at up to 2.3 GHz and supports up to 6 GiB of dual-channel LPDDR4X-3200 memory. This chip incorporates the {{imgtec|Mali-T880}} [[IGP]] operating at 900 MHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 6. |
− | |||
− | |||
− | |||
== Cache == | == Cache == | ||
{{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|l1=Cortex-A53 § Cache}} | {{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|l1=Cortex-A53 § Cache}} | ||
{{cache size | {{cache size | ||
− | |l1 cache = 512 KiB | + | |l1 cache=512 KiB |
|l1i cache=256 KiB | |l1i cache=256 KiB | ||
|l1i break=8x32 KiB | |l1i break=8x32 KiB | ||
Line 109: | Line 48: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type= | + | |type=LPDDR4X-3200 |
− | |||
|ecc=No | |ecc=No | ||
− | |max mem= | + | |max mem=6 GiB |
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
+ | |width=32 bit | ||
|max bandwidth=23.84 GiB/s | |max bandwidth=23.84 GiB/s | ||
|bandwidth schan=11.92 GiB/s | |bandwidth schan=11.92 GiB/s | ||
Line 188: | Line 127: | ||
== Utilizing devices == | == Utilizing devices == | ||
− | + | * [[used by::Alcatel Idol 5S]] | |
− | * [[used by:: | + | * [[used by::Blackview BV8000 PRO]] |
− | * [[used by:: | + | * [[used by::Blackview BV9000 PRO]] |
− | + | * [[used by::CAT S41]] | |
− | + | * [[used by::Elephone P20]] | |
+ | * [[used by::Elephone Z1]] | ||
+ | * [[used by::InnJoo Pro 2]] | ||
+ | * [[used by::Meizu E2]] | ||
+ | * [[used by::Meizu X]] | ||
+ | * [[used by::Maze Alpha X]] | ||
+ | * [[used by::Sony Xperia XA1]] | ||
+ | * [[used by::Sony Xperia XA1 Plus]] | ||
+ | * [[used by::Sony Xperia XA1 Ultra]] | ||
+ | * [[used by::UMiDIGI S]] | ||
+ | * [[used by::UMiDIGI Z1]] | ||
+ | * [[used by::UMiDIGI Z1 Pro]] | ||
+ | * [[used by::UMi Plus Extreme]] | ||
+ | * [[used by::Vernee MIX 2]] | ||
+ | * [[used by::MEIIGOO M1]] | ||
+ | * [[used by::Samsung On Max]] | ||
+ | * [[used by::Maze Alpha]] | ||
+ | * [[used by::Samsung J7 max]] | ||
+ | * [[used by::Doogee S60]] | ||
+ | * [[used by::Lenovo K8]] | ||
+ | * [[used by::Samsung J7+]] | ||
+ | * [[used by::Bluboo S1]] | ||
+ | * [[used by::Gome K1]] | ||
+ | * [[used by::Vargo VX3]] | ||
− | + | {expand list}} |
Latest revision as of 03:40, 23 June 2019
Edit Values | |
Helio P20 | |
General Info | |
Designer | MediaTek, ARM Holdings |
Manufacturer | TSMC |
Model Number | P20 |
Part Number | MT6757, MTK6757 |
Market | Mobile, Embedded |
Introduction | September 22, 2016 (announced) November, 2016 (launched) |
General Specs | |
Family | Helio |
Series | Helio P |
Frequency | 2,300 MHz |
Bus type | AMBA 4 AXI |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Microarchitecture | Cortex-A53 |
Core Name | Cortex-A53 |
Process | 16 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 6 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Helio P20 (MT6757) is a 64-bit octa-core ARM LTE system on a chip designed by MediaTek and launched in late 2016. This SoC, which incorporates eight Cortex-A53 cores and is manufactured on TSMC's 16 nm process, operates at up to 2.3 GHz and supports up to 6 GiB of dual-channel LPDDR4X-3200 memory. This chip incorporates the Mali-T880 IGP operating at 900 MHz. This SoC has a modem supporting LTE User Equipment (UE) category 6.
Contents
Cache[edit]
- Main article: Cortex-A53 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||
|
Wireless[edit]
Wireless Communications | |||||||||||||
Cellular | |||||||||||||
2G |
| ||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
3G |
| ||||||||||||
4G |
|
Image[edit]
This section is empty; you can help add the missing info by editing this page. |
Video[edit]
This section is empty; you can help add the missing info by editing this page. |
Audio[edit]
This section is empty; you can help add the missing info by editing this page. |
Utilizing devices[edit]
- Alcatel Idol 5S
- Blackview BV8000 PRO
- Blackview BV9000 PRO
- CAT S41
- Elephone P20
- Elephone Z1
- InnJoo Pro 2
- Meizu E2
- Meizu X
- Maze Alpha X
- Sony Xperia XA1
- Sony Xperia XA1 Plus
- Sony Xperia XA1 Ultra
- UMiDIGI S
- UMiDIGI Z1
- UMiDIGI Z1 Pro
- UMi Plus Extreme
- Vernee MIX 2
- MEIIGOO M1
- Samsung On Max
- Maze Alpha
- Samsung J7 max
- Doogee S60
- Lenovo K8
- Samsung J7+
- Bluboo S1
- Gome K1
- Vargo VX3
{expand list}}
Facts about "Helio P20 (MT6757) - MediaTek"
has 2g support | true + |
has 3g support | true + |
has 4g support | true + |
has csd support | true + |
has dc-hsdpa support | true + |
has e-utran support | true + |
has ecc memory support | false + |
has edge support | true + |
has gprs support | true + |
has gsm support | true + |
has hsupa support | true + |
has lte advanced support | true + |
has td-scdma support | true + |
has umts support | true + |
integrated gpu | Mali-T880 + |
integrated gpu base frequency | 900 MHz (0.9 GHz, 900,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 2 + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
max memory bandwidth | 23.84 GiB/s (24,412.16 MiB/s, 25.598 GB/s, 25,598.005 MB/s, 0.0233 TiB/s, 0.0256 TB/s) + |
max memory channels | 2 + |
supported memory type | LPDDR3-933 + and LPDDR4-1600 + |
user equipment category | 6 + |