From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a73"
(a73) |
|||
| Line 6: | Line 6: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|introduction=May 29, 2016 | |introduction=May 29, 2016 | ||
| + | |isa=ARMv8 | ||
|predecessor=Cortex-A72 | |predecessor=Cortex-A72 | ||
|predecessor link=arm_holdings/microarchitectures/cortex-a72 | |predecessor link=arm_holdings/microarchitectures/cortex-a72 | ||
Revision as of 13:24, 31 December 2018
| Edit Values | |
| Cortex-A73 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | May 29, 2016 |
| Instructions | |
| ISA | ARMv8 |
| Succession | |
Cortex-A73 (codename Artemis) is the successor to the Cortex-A72, a low-power high-performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A73, which implemented the ARMv8 ISA, is the a performant core which is often combined with a number of lower power cores (e.g. Cortex-A53) in a big.LITTLE configuration to achieve better energy/performance.
Facts about "Cortex-A73 - Microarchitectures - ARM"
| codename | Cortex-A73 + |
| designer | ARM Holdings + |
| first launched | May 29, 2016 + |
| full page name | arm holdings/microarchitectures/cortex-a73 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A73 + |