From WikiChip
Difference between revisions of "cavium/microarchitectures/thunderx1"
< cavium

(added rough description of original ThunderX from public sources)
 
Line 11: Line 11:
 
|type=Superscalar
 
|type=Superscalar
 
|type 2=Superpipeline
 
|type 2=Superpipeline
|oooe=?
 
|speculative=
 
|renaming=
 
|stages min=
 
|stages max=
 
 
|decode=4?
 
|decode=4?
 
|isa=ARMv8.1
 
|isa=ARMv8.1
Line 22: Line 17:
 
|l1i=78 KiB
 
|l1i=78 KiB
 
|l1i per=core
 
|l1i per=core
|l1i desc=37?-way set associative
+
|l1i desc=39-way set associative
 
|l1d=32 KiB
 
|l1d=32 KiB
 
|l1d per=core
 
|l1d per=core
|l1d desc=?-way set associative
+
|l1d desc=32-way set associative
 
|l2=16 MiB
 
|l2=16 MiB
 
|l2 per=socket
 
|l2 per=socket
|l2 desc=?-way set associative
+
|l2 desc=16-way set associative
 +
|successor=Vulcan
 +
|successor link=cavium/microarchitecture/thunderx1
 
}}
 
}}
  

Revision as of 21:40, 3 December 2018

Edit Values
ThunderX1 µarch
General Info
Arch TypeCPU
DesignerCavium
ManufacturerGlobalFoundries
Introduction2014
Process28 nm
Core Configs24, 48
Pipeline
TypeSuperscalar, Superpipeline
Decode4?
Instructions
ISAARMv8.1
ExtensionsNEON, TrustZone
Cache
L1I Cache78 KiB/core
39-way set associative
L1D Cache32 KiB/core
32-way set associative
L2 Cache16 MiB/socket
16-way set associative
Succession

The microarchitecture of the original custom-designed Cavium ThunderX processor might be called ThunderX1 for the purposes of this wiki. [1] [2]

codenameThunderX1 +
core count24 + and 48 +
designerCavium +
first launched2014 +
full page namecavium/microarchitectures/thunderx1 +
instance ofmicroarchitecture +
instruction set architectureARMv8.1 +
manufacturerGlobalFoundries +
microarchitecture typeCPU +
nameThunderX1 +
process28 nm (0.028 μm, 2.8e-5 mm) +