(→2nd Generation) |
m (→References: copy of the first) |
||
(One intermediate revision by the same user not shown) | |||
Line 30: | Line 30: | ||
* [[Sunway]] | * [[Sunway]] | ||
+ | == References == | ||
+ | * https://www.hpcwire.com/2012/01/19/china_s_dark_horse_supercomputing_chip_feiteng/ | ||
{{stub}} | {{stub}} |
Latest revision as of 22:02, 26 June 2018
YinHe FeiTeng (YHFT, 银河飞騰) is a series of high-performance microprocessors independently developed entirely in China by the National University of Defense Technology. The development for the YHFT processors were driven in an attempt to break away from dependency of international mainstream processor - particularly ones developed in the United States.
Contents
History[edit]
The first generation of processors dates back to early 2000s with the introduction of an Itanium implementation. . Since 2006, The development of YHFT gain significant boost as part of China's 15-year science and technology plan. China's initiative, "Medium- to Long-Term Plan for the Development of Science and Technology", which was initiated in 2006 aimed at reducing China's dependence on imported technology to no more than 30% by 2020. The FeiTeng processor is independently developed by the National University of Defense Technology (NUDT) under the direction of Professor Xing Zuocheng and his team. While originally implemented Intel's Itanium ISA, all later generations were based on the SPARC ISA. Most recently Phytium, a subsidiary of China Electronics Corporation, have been developing a series of high-end server processors based largely on the previous work.
![]() |
This section requires expansion; you can help adding the missing info. |
Early Implementations[edit]
1st Generation[edit]
First generation of processors were binary-compatible with Intel's Itanium ISA.
![]() |
This section requires expansion; you can help adding the missing info. |
2nd Generation[edit]
Second generation include the FT-64 (飛騰-64), a 64-bit a scientific stream multiprocessor. The FT-64 processors were the workhorse behind the early Galaxy series of supercomputers. The chip was designed to work in modules of 8 processors (collectively called "Muti-FT64"). The chips were introduced in 2006 on a 0.13 μm process operating in 1.2 V. Operating at 500 MHz, the chips were capable of 16 64-bit GFLOPS consuming 8.6 W.
![]() |
This section requires expansion; you can help adding the missing info. |
Recent Implementations[edit]
FeiTeng-1000[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
FeiTeng-1500[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
Phytium's FeiTeng 1200/1500A[edit]
- Main article: Phytium
Phytium's FT-1200 and FT-1500A are an ARM64-based multi-core SoC that fully compliant implementation of ARMv8-A.
![]() |
This section requires expansion; you can help adding the missing info. |
See Also[edit]
References[edit]
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |