(raim) |
|||
Line 2: | Line 2: | ||
'''Redundant Array of Independent Memory''' ('''RAIM''') is memory system architecture in which memory is made redundant through the use of additional memory modules and techniques such as striping, mirroring, or parity very similar to [[RAID]] used for storage. RAIM goes beyond typical error checking such as ECC and recover from bit, lane, and even catastrophic memory channel failures. | '''Redundant Array of Independent Memory''' ('''RAIM''') is memory system architecture in which memory is made redundant through the use of additional memory modules and techniques such as striping, mirroring, or parity very similar to [[RAID]] used for storage. RAIM goes beyond typical error checking such as ECC and recover from bit, lane, and even catastrophic memory channel failures. | ||
+ | == Implementations == | ||
[[IBM]] uses RAIM for their [[z/Architecture]] [[mainframes]] starting with the {{ibm|z196|l=arch}} architecture and most recently in their {{ibm|z14|l=arch}}. IBM uses [[RAID 3]]-style configuration. In those systems the memory controller unit (MCU) reserves an extra memory channel for the RAIM parity. | [[IBM]] uses RAIM for their [[z/Architecture]] [[mainframes]] starting with the {{ibm|z196|l=arch}} architecture and most recently in their {{ibm|z14|l=arch}}. IBM uses [[RAID 3]]-style configuration. In those systems the memory controller unit (MCU) reserves an extra memory channel for the RAIM parity. | ||
Revision as of 19:24, 4 March 2018
Redundant Array of Independent Memory (RAIM) is memory system architecture in which memory is made redundant through the use of additional memory modules and techniques such as striping, mirroring, or parity very similar to RAID used for storage. RAIM goes beyond typical error checking such as ECC and recover from bit, lane, and even catastrophic memory channel failures.
Implementations
IBM uses RAIM for their z/Architecture mainframes starting with the z196 architecture and most recently in their z14. IBM uses RAID 3-style configuration. In those systems the memory controller unit (MCU) reserves an extra memory channel for the RAIM parity.
Intel uses RAIM (although they do not call it that way) RAID 1-style configuration where memory mirroring is employed in conjunction with standard ECC.
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |