From WikiChip
Difference between revisions of "intel/xeon e5/e5-2687w v4"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(7 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Xeon E5-2687W v4}} | {{intel title|Xeon E5-2687W v4}} | ||
− | {{ | + | {{chip |
− | | name | + | |name=Xeon E5-2687W v4 |
− | | no image | + | |no image=Yes |
− | + | |designer=Intel | |
− | + | |manufacturer=Intel | |
− | + | |model number=E5-2687W v4 | |
− | | designer | + | |part number=CM8066002042802 |
− | | manufacturer | + | |part number 2=BX80660E52687V4 |
− | | model number | + | |s-spec=SR2NA |
− | | part number | + | |s-spec qs=QK99 |
− | | part number | + | |market=Server |
− | | | + | |first announced=June 20, 2016 |
− | | | + | |first launched=June 20, 2016 |
− | | market | + | |release price=$2141.00 |
− | | first announced | + | |family=Xeon E5 |
− | | first launched | + | |series=E5-2600 |
− | + | |locked=Yes | |
− | + | |frequency=3,000 MHz | |
− | | release price | + | |turbo frequency1=3,500 MHz |
− | + | |turbo frequency2=3,500 MHz | |
− | | family | + | |turbo frequency3=3,300 MHz |
− | | series | + | |turbo frequency4=3,200 MHz |
− | | locked | + | |turbo frequency5=3,200 MHz |
− | | frequency | + | |turbo frequency6=3,200 MHz |
− | + | |turbo frequency7=3,200 MHz | |
− | | turbo frequency1 | + | |turbo frequency8=3,200 MHz |
− | | turbo frequency2 | + | |turbo frequency9=3,200 MHz |
− | | turbo frequency3 | + | |turbo frequency10=3,200 MHz |
− | | turbo frequency4 | + | |turbo frequency11=3,200 MHz |
− | | turbo frequency5 | + | |turbo frequency12=3,200 MHz |
− | | turbo frequency6 | + | |bus type=QPI |
− | | turbo frequency7 | + | |bus speed=4,800 MHz |
− | | turbo frequency8 | + | |bus links=2 |
− | | turbo frequency9 | + | |bus rate=9.6 GT/s |
− | | turbo frequency10 | + | |clock multiplier=30 |
− | | turbo frequency11 | + | |cpuid=406F1 |
− | | turbo frequency12 | + | |isa=x86-64 |
− | | bus type | + | |isa family=x86 |
− | | bus speed | + | |microarch=Broadwell |
− | | bus rate | + | |platform=Grantley EP 2S |
− | + | |chipset=C610 Series | |
− | | clock multiplier | + | |core name=Broadwell EP |
− | + | |core family=6 | |
− | + | |core model=4F | |
− | + | |core stepping=M0 | |
− | | cpuid | + | |process=14 nm |
− | + | |transistors=4,700,000,000 | |
− | | isa | + | |technology=CMOS |
− | | isa | + | |word size=64 bit |
− | | microarch | + | |core count=12 |
− | | platform | + | |thread count=24 |
− | | chipset | + | |max cpus=2 |
− | | core name | + | |max memory=1,536 GiB |
− | | core family | + | |v core=1.82 V |
− | | core model | + | |v io=1.2 V |
− | | core stepping | + | |v io tolerance=3% |
− | | process | + | |tdp=160 W |
− | | transistors | + | |tcase min=0 °C |
− | | technology | + | |tcase max=76 °C |
− | + | |tstorage min=-25 °C | |
− | | word size | + | |tstorage max=125 °C |
− | | core count | + | |turbo frequency=Yes |
− | | thread count | + | |die size=306.18 mm² |
− | | max cpus | + | |packaging=Yes |
− | | max memory | + | |package 0=FCLGA-2011-v3 |
− | + | |package 0 type=FCLGA | |
− | + | |package 0 pins=2011 | |
− | | v core | + | |package 0 pitch=0.8814 mm |
− | + | |package 0 width=52.5 mm | |
− | | v io | + | |package 0 length=45.0 mm |
− | | v io tolerance | + | |package 0 height=5.316 mm |
− | + | |socket 0=LGA-2011-v3 | |
− | | tdp | + | |socket 0 type=LGA |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | tcase min | ||
− | | tcase max | ||
− | | tstorage min | ||
− | | tstorage max | ||
− | |||
− | | packaging | ||
− | | package 0 | ||
− | | package 0 type | ||
− | | package 0 pins | ||
− | | package 0 pitch | ||
− | | package 0 width | ||
− | | package 0 length | ||
− | | package 0 height | ||
− | | socket 0 | ||
− | | socket 0 type | ||
}} | }} | ||
The '''Xeon E5-2687W v4''' is a {{arch|64}} [[dodeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 2S workstation environments. Operating at 3 GHz with a {{intel|turbo boost}} frequency of 3.5 GHz for a single active core, this MPU has a TDP of 160 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}). | The '''Xeon E5-2687W v4''' is a {{arch|64}} [[dodeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for 2S workstation environments. Operating at 3 GHz with a {{intel|turbo boost}} frequency of 3.5 GHz for a single active core, this MPU has a TDP of 160 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}). | ||
Line 135: | Line 114: | ||
== Expansions == | == Expansions == | ||
− | {{ | + | {{expansions |
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
| pcie lanes = 40 | | pcie lanes = 40 | ||
Line 144: | Line 123: | ||
== Features == | == Features == | ||
− | {{ | + | {{x86 features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes | ||
Line 166: | Line 145: | ||
| sse4.2 = Yes | | sse4.2 = Yes | ||
| aes = Yes | | aes = Yes | ||
− | | pclmul | + | | pclmul = Yes |
| avx = Yes | | avx = Yes | ||
| avx2 = Yes | | avx2 = Yes |
Latest revision as of 15:28, 13 December 2017
Edit Values | |
Xeon E5-2687W v4 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | E5-2687W v4 |
Part Number | CM8066002042802, BX80660E52687V4 |
S-Spec | SR2NA QK99 (QS) |
Market | Server |
Introduction | June 20, 2016 (announced) June 20, 2016 (launched) |
Release Price | $2141.00 |
Shop | Amazon |
General Specs | |
Family | Xeon E5 |
Series | E5-2600 |
Locked | Yes |
Frequency | 3,000 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 3,500 MHz (1 core), 3,500 MHz (2 cores), 3,300 MHz (3 cores), 3,200 MHz (4 cores), 3,200 MHz (5 cores), 3,200 MHz (6 cores), 3,200 MHz (7 cores), 3,200 MHz (8 cores), 3,200 MHz (9 cores), 3,200 MHz (10 cores), 3,200 MHz (11 cores), 3,200 MHz (12 cores) |
Bus type | QPI |
Bus speed | 4,800 MHz |
Bus rate | 2 × 9.6 GT/s |
Clock multiplier | 30 |
CPUID | 406F1 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Broadwell |
Platform | Grantley EP 2S |
Chipset | C610 Series |
Core Name | Broadwell EP |
Core Family | 6 |
Core Model | 4F |
Core Stepping | M0 |
Process | 14 nm |
Transistors | 4,700,000,000 |
Technology | CMOS |
Die | 306.18 mm² |
Word Size | 64 bit |
Cores | 12 |
Threads | 24 |
Max Memory | 1,536 GiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
Vcore | 1.82 V |
VI/O | 1.2 V ± 3% |
TDP | 160 W |
Tcase | 0 °C – 76 °C |
Tstorage | -25 °C – 125 °C |
The Xeon E5-2687W v4 is a 64-bit dodeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for 2S workstation environments. Operating at 3 GHz with a turbo boost frequency of 3.5 GHz for a single active core, this MPU has a TDP of 160 W and is manufactured on a 14 nm process (based on Broadwell).
Cache[edit]
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 384 KiB 393,216 B 0.375 MiB |
12x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 384 KiB 393,216 B 0.375 MiB |
12x32 KiB 8-way set associative (per core, write-back) |
L2$ | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB |
12x256 KiB 8-way set associative (per core, write-back) |
L3$ | 30 MiB 30,720 KiB 31,457,280 B 0.0293 GiB |
12x2.5 MiB 20-way set associative (shared, per core, write-back) |
Graphics[edit]
This microprocessor has no integrated graphics processing unit.
Memory controller[edit]
Integrated Memory Controller | |
Type | DDR4-2400 |
Controllers | 1 |
Channels | 4 |
ECC Support | Yes |
Max bandwidth | 71.53 GiB/s |
Bandwidth (single) | 17.88 GiB/s |
Bandwidth (dual) | 35.76 GiB/s |
Max memory | 1,536 GiB |
Physical Address Extensions | 46 bit |
Expansions[edit]
Expansion Options
|
||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||
|
Facts about "Xeon E5-2687W v4 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E5-2687W v4 - Intel#io + |
base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
bus links | 2 + |
bus rate | 9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) + |
bus speed | 4,800 MHz (4.8 GHz, 4,800,000 kHz) + |
bus type | QPI + |
chipset | C610 Series + |
clock multiplier | 30 + |
core count | 12 + |
core family | 6 + |
core model | 4F + |
core name | Broadwell EP + |
core stepping | M0 + |
core voltage | 1.82 V (18.2 dV, 182 cV, 1,820 mV) + |
cpuid | 406F1 + |
designer | Intel + |
die area | 306.18 mm² (0.475 in², 3.062 cm², 306,180,000 µm²) + |
family | Xeon E5 + |
first announced | June 20, 2016 + |
first launched | June 20, 2016 + |
full page name | intel/xeon e5/e5-2687w v4 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
io voltage | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
io voltage tolerance | 3% + |
isa | x86-64 + |
isa family | x86 + |
l1d$ description | 8-way set associative + |
l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
l3$ description | 20-way set associative + |
l3$ size | 30 MiB (30,720 KiB, 31,457,280 B, 0.0293 GiB) + |
ldate | June 20, 2016 + |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 349.15 K (76 °C, 168.8 °F, 628.47 °R) + |
max cpu count | 2 + |
max memory | 1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) + |
max pcie lanes | 40 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Broadwell + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E5-2687W v4 + |
name | Xeon E5-2687W v4 + |
part number | CM8066002042802 + and BX80660E52687V4 + |
platform | Grantley EP 2S + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 2,141.00 (€ 1,926.90, £ 1,734.21, ¥ 221,229.53) + |
s-spec | SR2NA + |
s-spec (qs) | QK99 + |
series | E5-2600 + |
smp max ways | 2 + |
tdp | 160 W (160,000 mW, 0.215 hp, 0.16 kW) + |
technology | CMOS + |
thread count | 24 + |
transistor count | 4,700,000,000 + |
turbo frequency (10 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (11 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (12 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (1 core) | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
turbo frequency (2 cores) | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
turbo frequency (3 cores) | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
turbo frequency (4 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (5 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (6 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (7 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (8 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (9 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |