From WikiChip
Difference between revisions of "intel/xeon e5/e5-2608l v4"
< intel‎ | xeon e5

m (Bot: moving all {{mpu}} to {{chip}})
 
(6 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-2608L v4}}
 
{{intel title|Xeon E5-2608L v4}}
−
{{mpu
+
{{chip
 
| name                = Xeon E5-2608L v4
 
| name                = Xeon E5-2608L v4
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = E5-2608L v4
 
| model number        = E5-2608L v4
 
| part number        = CM8066002045102
 
| part number        = CM8066002045102
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Embedded
 
| market              = Embedded
 
| first announced    = June 20, 2016
 
| first announced    = June 20, 2016
Line 26: Line 26:
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
 
| turbo frequency1    = 1,700 MHz
 
| turbo frequency1    = 1,700 MHz
−
| turbo frequency2    =  
+
| turbo frequency2    = 1,700 MHz
 +
| turbo frequency3    = 1,700 MHz
 +
| turbo frequency4    = 1,700 MHz
 +
| turbo frequency5    = 1,700 MHz
 +
| turbo frequency6    = 1,700 MHz
 +
| turbo frequency7    = 1,700 MHz
 +
| turbo frequency8    = 1,700 MHz
 
| bus type            = QPI
 
| bus type            = QPI
 
| bus speed          = 3,200 MHz
 
| bus speed          = 3,200 MHz
Line 37: Line 43:
 
| cpuid              = 406F1
 
| cpuid              = 406F1
  
 +
| isa family          = x86
 +
| isa                = x86-64
 
| microarch          = Broadwell
 
| microarch          = Broadwell
 
| platform            = Grantley EP 2S
 
| platform            = Grantley EP 2S
Line 54: Line 62:
 
| max memory          = 1,536 GiB
 
| max memory          = 1,536 GiB
  
−
| electrical          = Yes
+
 
 
| v core              = 1.82 V
 
| v core              = 1.82 V
 
| v core tolerance    =  
 
| v core tolerance    =  
Line 123: Line 131:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 40
 
| pcie lanes        = 40
Line 132: Line 140:
  
 
== Features ==  
 
== Features ==  
−
{{mpu features
+
{{x86 features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes

Latest revision as of 15:27, 13 December 2017

Edit Values
Xeon E5-2608L v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2608L v4
Part NumberCM8066002045102
S-SpecSR2P9
MarketEmbedded
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
Release Price$363
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2000
LockedYes
Frequency1,600 MHz
Turbo FrequencyYes
Turbo Frequency1,700 MHz (1 core),
1,700 MHz (2 cores),
1,700 MHz (3 cores),
1,700 MHz (4 cores),
1,700 MHz (5 cores),
1,700 MHz (6 cores),
1,700 MHz (7 cores),
1,700 MHz (8 cores)
Bus typeQPI
Bus speed3,200 MHz
Bus rate2 × 6.4 GT/s
Clock multiplier16
CPUID406F1
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingR0
Process14 nm
Transistors3,200,000,000
TechnologyCMOS
Die246.24 mm²
Word Size64 bit
Cores8
Threads16
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP50 W
Tcase0 °C – 94 °C
Tstorage-25 °C – 125 °C

The Xeon E5-2608L v4 is a 64-bit octa-core x86 microprocessor introduced by Intel in 2016. This embedded server MPU is designed for low-power 2S environments. Operating at 1.6 GHz with a turbo boost frequency of 1.7 GHz for a single active core, this MPU has a TDP of 50 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 256 KiB
262,144 B
0.25 MiB
8x32 KiB 8-way set associative (per core, write-back)
L1D$ 256 KiB
262,144 B
0.25 MiB
8x32 KiB 8-way set associative (per core, write-back)
L2$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
8x256 KiB 8-way set associative (per core, write-back)
L3$ 20 MiB
20,480 KiB
20,971,520 B
0.0195 GiB
8x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-1866
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 55.63 GiB/s
Bandwidth (single) 13.91 GiB/s
Bandwidth (dual) 27.82 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2608l_v4&oldid=70979"
Facts about "Xeon E5-2608L v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description20-way set associative +
l3$ size20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +