From WikiChip
Difference between revisions of "intel/core i7/i7-2715qe"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(5 intermediate revisions by one other user not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i7-2715QE}} | {{intel title|Core i7-2715QE}} | ||
− | {{ | + | {{chip |
|name=Core i7-2715QE | |name=Core i7-2715QE | ||
|no image=Yes | |no image=Yes | ||
Line 8: | Line 8: | ||
|part number=AV8062700843908 | |part number=AV8062700843908 | ||
|s-spec=SR076 | |s-spec=SR076 | ||
− | |market= | + | |market=Embedded |
|first announced=January, 2011 | |first announced=January, 2011 | ||
|first launched=January, 2011 | |first launched=January, 2011 | ||
Line 52: | Line 52: | ||
|package module 1={{packages/intel/fcbga-1023}} | |package module 1={{packages/intel/fcbga-1023}} | ||
}} | }} | ||
− | '''Core i7-2715QE''' is a {{arch|64}} [[quad-core]] performance embedded mobile [[x86]] microprocessor introduced by [[Intel]] in early 2011. This processor is manufactured on a [[32 nm process]] based on the {{intel|Sandy Bridge|l=arch}} microarchitecture and operates at 2.1 GHz with a [[TDP]] of 45 W and a {{intel|turbo boost}} frequency of up to 3 GHz. The i7-2715QE incorporates Intel's {{intel|HD Graphics 3000}} integrated graphics operating at 650 MHz with a burst frequency of 1.2 GHz. This processor supports up to 16 GiB of dual-channel DDR3-1600 memory. | + | '''Core i7-2715QE''' is a {{arch|64}} [[quad-core]] performance embedded mobile [[x86]] microprocessor introduced by [[Intel]] in early 2011. This processor is manufactured on a [[32 nm process]] based on the {{intel|Sandy Bridge|l=arch}} microarchitecture and operates at 2.1 GHz with a [[TDP]] of 45 W and a {{intel|turbo boost}} frequency of up to 3 GHz. The i7-2715QE incorporates Intel's {{intel|HD Graphics 3000}} integrated graphics operating at 650 MHz with a burst frequency of 1.2 GHz. This processor supports up to 16 GiB of dual-channel DDR3-1600 ECC memory. |
== Cache == | == Cache == | ||
Line 80: | Line 80: | ||
|type 2=DDR3-1333 | |type 2=DDR3-1333 | ||
|type 3=DDR3-1066 | |type 3=DDR3-1066 | ||
− | |ecc= | + | |ecc=Yes |
|max mem=16 GiB | |max mem=16 GiB | ||
|controllers=1 | |controllers=1 | ||
Line 137: | Line 137: | ||
== Features == | == Features == | ||
− | {{x86 features}} | + | {{x86 features |
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=No | ||
+ | |avx=Yes | ||
+ | |avx2=No | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=No | ||
+ | |tbm=No | ||
+ | |bmi1=No | ||
+ | |bmi2=No | ||
+ | |fma3=No | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=No | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=No | ||
+ | |clmul=Yes | ||
+ | |f16c=No | ||
+ | |tbt1=No | ||
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=No | ||
+ | |flex=Yes | ||
+ | |fastmem=Yes | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=Yes | ||
+ | |tsx=No | ||
+ | |txt=Yes | ||
+ | |ht=Yes | ||
+ | |vpro=Yes | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=Yes | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |intqat=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
+ | }} |
Latest revision as of 15:22, 13 December 2017
Edit Values | |||||||||
Core i7-2715QE | |||||||||
General Info | |||||||||
Designer | Intel | ||||||||
Manufacturer | Intel | ||||||||
Model Number | i7-2715QE | ||||||||
Part Number | AV8062700843908 | ||||||||
S-Spec | SR076 | ||||||||
Market | Embedded | ||||||||
Introduction | January, 2011 (announced) January, 2011 (launched) | ||||||||
Release Price | $378 | ||||||||
Shop | Amazon | ||||||||
General Specs | |||||||||
Family | Core i7 | ||||||||
Series | i7-2000 | ||||||||
Locked | Yes | ||||||||
Frequency | 2,100 MHz | ||||||||
Turbo Frequency | 3,000 MHz (1 core), 2,900 MHz (2 cores), 2,700 MHz (3 cores), 2,700 MHz (4 cores) | ||||||||
Bus type | DMI 2.0 | ||||||||
Bus rate | 4 × 5 GT/s | ||||||||
Clock multiplier | 21 | ||||||||
CPUID | 0x206A7 | ||||||||
Microarchitecture | |||||||||
ISA | x86-64 (x86) | ||||||||
Microarchitecture | Sandy Bridge | ||||||||
Platform | Sandy Bridge M | ||||||||
Chipset | Cougar Point | ||||||||
Core Name | Sandy Bridge M | ||||||||
Core Family | 6 | ||||||||
Core Model | 42 | ||||||||
Core Stepping | D2 | ||||||||
Process | 32 nm | ||||||||
Transistors | 1,160,000,000 | ||||||||
Technology | CMOS | ||||||||
Word Size | 64 bit | ||||||||
Cores | 4 | ||||||||
Threads | 8 | ||||||||
Max Memory | 16 GiB | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Electrical | |||||||||
Power (idle) | 3.9 W | ||||||||
Vcore | 0.3 V-1.52 V | ||||||||
TDP | 45 W | ||||||||
Tjunction | 0 °C – 100 °C | ||||||||
Tstorage | -25 °C – 125 °C | ||||||||
Packaging | |||||||||
|
Core i7-2715QE is a 64-bit quad-core performance embedded mobile x86 microprocessor introduced by Intel in early 2011. This processor is manufactured on a 32 nm process based on the Sandy Bridge microarchitecture and operates at 2.1 GHz with a TDP of 45 W and a turbo boost frequency of up to 3 GHz. The i7-2715QE incorporates Intel's HD Graphics 3000 integrated graphics operating at 650 MHz with a burst frequency of 1.2 GHz. This processor supports up to 16 GiB of dual-channel DDR3-1600 ECC memory.
Cache[edit]
- Main article: Sandy Bridge § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Sandy Bridge (Gen6) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | ✘ | Main | Main, High | Up to 80 Mbps | |||
MPEG-4 AVC (H.264) | Main | 4.1 | Up to 40 Mbps | Main, High | 4.1 | Up to 40 Mbps | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | Up to 40 Mbps |
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Core i7-2715QE - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-2715QE - Intel#pcie + |
device id | 0x116 + |
has ecc memory support | true + |
integrated gpu | HD Graphics 3000 + |
integrated gpu base frequency | 650 MHz (0.65 GHz, 650,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 1,200 MHz (1.2 GHz, 1,200,000 KHz) + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
max memory bandwidth | 23.84 GiB/s (24,412.16 MiB/s, 25.598 GB/s, 25,598.005 MB/s, 0.0233 TiB/s, 0.0256 TB/s) + |
max memory channels | 2 + |
supported memory type | DDR3-1600 +, DDR3-1333 + and DDR3-1066 + |