From WikiChip
Difference between revisions of "intel/core i5/i5-7640x"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
Line 1: | Line 1: | ||
{{intel title|Core i5-7640X}} | {{intel title|Core i5-7640X}} | ||
− | {{ | + | {{chip |
|name=Core i5-7640X | |name=Core i5-7640X | ||
|image=kaby lake x (front).png | |image=kaby lake x (front).png |
Revision as of 16:20, 13 December 2017
Edit Values | |
Core i5-7640X | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i5-7640X |
Part Number | BX80677I57640X, BXC80677I57640X |
S-Spec | SR3FR |
Market | Desktop |
Introduction | May 30, 2017 (announced) June 26, 2017 (launched) |
Release Price | $242 |
Shop | Amazon |
General Specs | |
Family | Core i5 |
Series | i5-7600 |
Locked | No |
Frequency | 4,000 MHz |
Turbo Frequency | 4,200 MHz (1 core), 4,100 MHz (2 cores), 4,100 MHz (3 cores), 4,000 MHz (4 cores) |
Bus type | DMI 3.0 |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 40 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Kaby Lake |
Platform | Kaby Lake |
Chipset | Lewisburg |
Core Name | Kaby Lake X |
Core Family | 6 |
Core Model | 158 |
Core Stepping | B0 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 4 |
Threads | 4 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 112 W |
Tstorage | -25 °C – 125 °C |
Packaging | |
Template:packages/intel/lga-2066 |
Core i5-7640X is a 64-bit quad-core mid-range performance x86 desktop microprocessor introduced by Intel in mid-2017. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The i5-7640X operates at 4 GHz with a TDP of 112 W and a Turbo Boost frequency of up to 4.2 GHz. The processor supports up to 64 GiB of dual-channel DDR4-2666 memory.
Cache
- Main article: Kaby Lake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions
![]() |
Expansion Options
|
|||||||
|
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
Frequencies
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||
---|---|---|---|---|---|
1 | 2 | 3 | 4 | ||
Normal | 4,000 MHz | 4,200 MHz | 4,100 MHz | 4,100 MHz | 4,000 MHz |
Facts about "Core i5-7640X - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-7640X - Intel#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions + and Software Guard Extensions + |
has intel enhanced speedstep technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR4-2666 + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |