From WikiChip
Difference between revisions of "intel/core i3/6120t"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (5 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Core i3-6120T}} | {{intel title|Core i3-6120T}} | ||
| − | {{ | + | {{chip |
| − | |name= | + | |name=Core i3-6120T |
|no image=Yes | |no image=Yes | ||
| + | |image=skylake (fclga1151).png | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
| Line 10: | Line 11: | ||
|market=Desktop | |market=Desktop | ||
|first announced=May 9, 2016 | |first announced=May 9, 2016 | ||
| − | |||
|family=Core i3 | |family=Core i3 | ||
| − | |series= | + | |series=i3-6000 |
|locked=Yes | |locked=Yes | ||
|bus type=DMI 3.0 | |bus type=DMI 3.0 | ||
| + | |bus links=4 | ||
|bus rate=8 GT/s | |bus rate=8 GT/s | ||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Skylake | |microarch=Skylake | ||
| + | |chipset=Sunrise Point | ||
| + | |core name=Skylake S | ||
|core family=6 | |core family=6 | ||
| + | |core model=94 | ||
| + | |core stepping=S0 | ||
|process=14 nm | |process=14 nm | ||
| − | |word size=64 | + | |technology=CMOS |
| + | |die area=98.57 mm² | ||
| + | |die length=10.3 mm | ||
| + | |die width=9.57 mm | ||
| + | |word size=64 bit | ||
|core count=2 | |core count=2 | ||
|thread count=4 | |thread count=4 | ||
|max cpus=1 | |max cpus=1 | ||
|max memory=64 GiB | |max memory=64 GiB | ||
| + | |v core min=0.55 V | ||
| + | |v core max=1.52 V | ||
| + | |tdp=35 W | ||
| + | |tjunc min=0 °C | ||
| + | |tjunc max=100 °C | ||
| + | |tstorage min=-25 °C | ||
| + | |tstorage max=125 °C | ||
| + | |package module 1={{packages/intel/fclga-1151}} | ||
}} | }} | ||
| − | '''Core i3-6120T''' is a {{arch|64}} [[ | + | '''Core i3-6120T''' is a [[dual-core]] {{arch|64}} [[x86]] entry-level performance desktop microprocessor announced by [[Intel]] in early 2016. This processor, which is based on the {{intel|Skylake|l=arch}} microarchitecture and is fabricated on a [[14 nm process]], has a base frequency of ? GHz with a TDP of 35 W. The i3-6120T incorporates the {{intel|HD Graphics 530}} [[IGP]] operating at 350 MHz and a turbo frequency of 950 MHz. This chip supports up to 64 GiB of dual-channel DDR4-2133 ECC memory. |
| − | + | ||
| + | It's unknown if this processor was ever released. | ||
| + | |||
{{unknown features}} | {{unknown features}} | ||
| + | |||
== Cache == | == Cache == | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
| − | {{cache | + | {{cache size |
| + | |l1 cache=128 KiB | ||
|l1i cache=64 KiB | |l1i cache=64 KiB | ||
|l1i break=2x32 KiB | |l1i break=2x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
| − | |||
|l1d cache=64 KiB | |l1d cache=64 KiB | ||
|l1d break=2x32 KiB | |l1d break=2x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
| − | |l1d | + | |l1d policy=write-back |
|l2 cache=512 KiB | |l2 cache=512 KiB | ||
|l2 break=2x256 KiB | |l2 break=2x256 KiB | ||
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
| − | |l2 | + | |l2 policy=write-back |
|l3 cache=3 MiB | |l3 cache=3 MiB | ||
| − | |l3 | + | |l3 break=2x1.5 MiB |
| + | |l3 policy=write-back | ||
| + | }} | ||
| + | |||
| + | == Memory controller == | ||
| + | {{memory controller | ||
| + | |type=DDR3L-1600 | ||
| + | |type 2=DDR4-2133 | ||
| + | |ecc=Yes | ||
| + | |max mem=64 GiB | ||
| + | |controllers=1 | ||
| + | |channels=2 | ||
| + | |max bandwidth=31.79 GiB/s | ||
| + | |bandwidth schan=15.89 GiB/s | ||
| + | |bandwidth dchan=31.79 GiB/s | ||
}} | }} | ||
== Expansions == | == Expansions == | ||
| − | {{ | + | {{expansions |
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
| pcie lanes = 16 | | pcie lanes = 16 | ||
| pcie config = 1x16 | | pcie config = 1x16 | ||
| − | | pcie config | + | | pcie config 2 = 2x8 |
| − | | pcie config | + | | pcie config 3 = 1x8+2x4 |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
| − | == | + | == Graphics == |
| − | {{ | + | {{integrated graphics |
| − | | | + | | gpu = HD Graphics 530 |
| − | | | + | | device id = 0x1912 |
| − | | | + | | designer = Intel |
| − | | | + | | execution units = 24 |
| − | | | + | | max displays = 3 |
| − | | | + | | max memory = 64 GiB |
| − | | | + | | frequency = 350 MHz |
| − | | | + | | max frequency = 950 MHz |
| − | | | + | |
| − | | | + | | output crt = |
| − | | | + | | output sdvo = |
| − | | | + | | output dsi = |
| − | | mmx | + | | output edp = Yes |
| − | | sse | + | | output dp = Yes |
| − | | sse2 | + | | output hdmi = Yes |
| − | | sse3 | + | | output vga = |
| − | | ssse3 | + | | output dvi = Yes |
| − | | | + | |
| − | | | + | | directx ver = 12 |
| − | | | + | | opengl ver = 4.4 |
| − | | aes | + | | opencl ver = 2.0 |
| − | | | + | | hdmi ver = 1.4a |
| − | | | + | | dp ver = 1.2 |
| − | | | + | | edp ver = 1.3 |
| − | | | + | | max res hdmi = 4096x2304 |
| − | | | + | | max res hdmi freq = 24 Hz |
| − | | | + | | max res dp = 4096x2304 |
| − | | | + | | max res dp freq = 60 Hz |
| − | | | + | | max res edp = 4096x2304 |
| − | | mpx | + | | max res edp freq = 60 Hz |
| − | | sgx | + | | max res vga = |
| − | | | + | | max res vga freq = |
| − | | | + | |
| − | | | + | | features = Yes |
| − | | | + | | intel quick sync = Yes |
| + | | intel intru 3d = Yes | ||
| + | | intel insider = | ||
| + | | intel widi = | ||
| + | | intel fdi = | ||
| + | | intel clear video = Yes | ||
| + | | intel clear video hd = Yes | ||
| + | }} | ||
| + | {{skylake hardware accelerated video table|col=1}} | ||
| + | |||
| + | == Features == | ||
| + | {{x86 features | ||
| + | |real=Yes | ||
| + | |protected=Yes | ||
| + | |smm=Yes | ||
| + | |fpu=Yes | ||
| + | |x8616=Yes | ||
| + | |x8632=Yes | ||
| + | |x8664=Yes | ||
| + | |nx=Yes | ||
| + | |mmx=Yes | ||
| + | |emmx=Yes | ||
| + | |sse=Yes | ||
| + | |sse2=Yes | ||
| + | |sse3=Yes | ||
| + | |ssse3=Yes | ||
| + | |sse41=Yes | ||
| + | |sse42=Yes | ||
| + | |sse4a=No | ||
| + | |avx=Yes | ||
| + | |avx2=Yes | ||
| + | |||
| + | |abm=Yes | ||
| + | |tbm=No | ||
| + | |bmi1=Yes | ||
| + | |bmi2=Yes | ||
| + | |fma3=Yes | ||
| + | |fma4=No | ||
| + | |aes=Yes | ||
| + | |rdrand=Yes | ||
| + | |sha=No | ||
| + | |xop=No | ||
| + | |adx=Yes | ||
| + | |clmul=Yes | ||
| + | |f16c=Yes | ||
| + | |tbt1=No | ||
| + | |tbt2=No | ||
| + | |tbmt3=No | ||
| + | |bpt=No | ||
| + | |eist=Yes | ||
| + | |sst=No | ||
| + | |flex=No | ||
| + | |fastmem=No | ||
| + | |isrt=No | ||
| + | |sba=No | ||
| + | |mwt=No | ||
| + | |sipp=No | ||
| + | |att=No | ||
| + | |ipt=Yes | ||
| + | |tsx=No | ||
| + | |txt=No | ||
| + | |ht=Yes | ||
| + | |vpro=No | ||
| + | |vtx=Yes | ||
| + | |vtd=Yes | ||
| + | |ept=Yes | ||
| + | |mpx=Yes | ||
| + | |sgx=Yes | ||
| + | |securekey=Yes | ||
| + | |osguard=Yes | ||
| + | |3dnow=No | ||
| + | |e3dnow=No | ||
| + | |smartmp=No | ||
| + | |powernow=No | ||
| + | |amdvi=No | ||
| + | |amdv=No | ||
| + | |amdsme=No | ||
| + | |amdtsme=No | ||
| + | |amdsev=No | ||
| + | |rvi=No | ||
| + | |smt=No | ||
| + | |sensemi=No | ||
| + | |xfr=No | ||
}} | }} | ||
Latest revision as of 15:16, 13 December 2017
| Edit Values | ||||||||||||
| Core i3-6120T | ||||||||||||
| General Info | ||||||||||||
| Designer | Intel | |||||||||||
| Manufacturer | Intel | |||||||||||
| Model Number | i3-6120T | |||||||||||
| Part Number | CM8066201927104 | |||||||||||
| S-Spec | SR2HF | |||||||||||
| Market | Desktop | |||||||||||
| Introduction | May 9, 2016 (announced) | |||||||||||
| Shop | Amazon | |||||||||||
| General Specs | ||||||||||||
| Family | Core i3 | |||||||||||
| Series | i3-6000 | |||||||||||
| Locked | Yes | |||||||||||
| Bus type | DMI 3.0 | |||||||||||
| Bus rate | 4 × 8 GT/s | |||||||||||
| Microarchitecture | ||||||||||||
| ISA | x86-64 (x86) | |||||||||||
| Microarchitecture | Skylake | |||||||||||
| Chipset | Sunrise Point | |||||||||||
| Core Name | Skylake S | |||||||||||
| Core Family | 6 | |||||||||||
| Core Model | 94 | |||||||||||
| Core Stepping | S0 | |||||||||||
| Process | 14 nm | |||||||||||
| Technology | CMOS | |||||||||||
| Die | 98.57 mm² 10.3 mm × 9.57 mm | |||||||||||
| Word Size | 64 bit | |||||||||||
| Cores | 2 | |||||||||||
| Threads | 4 | |||||||||||
| Max Memory | 64 GiB | |||||||||||
| Multiprocessing | ||||||||||||
| Max SMP | 1-Way (Uniprocessor) | |||||||||||
| Electrical | ||||||||||||
| Vcore | 0.55 V-1.52 V | |||||||||||
| TDP | 35 W | |||||||||||
| Tjunction | 0 °C – 100 °C | |||||||||||
| Tstorage | -25 °C – 125 °C | |||||||||||
| Packaging | ||||||||||||
| ||||||||||||
Core i3-6120T is a dual-core 64-bit x86 entry-level performance desktop microprocessor announced by Intel in early 2016. This processor, which is based on the Skylake microarchitecture and is fabricated on a 14 nm process, has a base frequency of ? GHz with a TDP of 35 W. The i3-6120T incorporates the HD Graphics 530 IGP operating at 350 MHz and a turbo frequency of 950 MHz. This chip supports up to 64 GiB of dual-channel DDR4-2133 ECC memory.
It's unknown if this processor was ever released.
Cache[edit]
- Main article: Skylake § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
Expansions[edit]
|
Expansion Options
|
||||||||
|
||||||||
Graphics[edit]
|
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| [Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities | |||||||
|---|---|---|---|---|---|---|---|
| Codec | Encode | Decode | |||||
| Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
| MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
| MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, SHP, MHP | 5.1 | 2160p (4K) | |
| JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
| HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
| VC-1 | ✘ | Advanced, Main, Simple | 3, High | 3840x3840 | |||
| VP8 | Unified | Unified | - | 0 | Unified | 1080p | |
| VP9 | ✘ | 0 | Unified | 2160p (4K) | |||
Features[edit]
[Edit/Modify Supported Features]
Facts about "Core i3-6120T - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i3-6120T - Intel#package + and Core i3-6120T - Intel#io + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| bus type | DMI 3.0 + |
| chipset | Sunrise Point + |
| core count | 2 + |
| core family | 6 + |
| core model | 94 + |
| core name | Skylake S + |
| core stepping | S0 + |
| core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
| core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
| designer | Intel + |
| device id | 0x1912 + |
| die area | 98.57 mm² (0.153 in², 0.986 cm², 98,570,000 µm²) + |
| die length | 10.3 mm (1.03 cm, 0.406 in, 10,300 µm) + |
| die width | 9.57 mm (0.957 cm, 0.377 in, 9,570 µm) + |
| family | Core i3 + |
| first announced | May 9, 2016 + |
| full page name | intel/core i3/6120t + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard + and Identity Protection Technology + |
| has intel enhanced speedstep technology | true + |
| has intel identity protection technology support | true + |
| has intel secure key technology | true + |
| has intel supervisor mode execution protection | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has locked clock multiplier | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| integrated gpu | HD Graphics 530 + |
| integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
| integrated gpu designer | Intel + |
| integrated gpu execution units | 24 + |
| integrated gpu max frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
| integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
| ldate | May 9, 2016 + |
| main image | |
| manufacturer | Intel + |
| market segment | Desktop + |
| max cpu count | 1 + |
| max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
| max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
| max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 16 + |
| max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
| microarchitecture | Skylake + |
| min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
| model number | i3-6120T + |
| name | Core i3-6120T + |
| package | FCLGA-1151 + |
| part number | CM8066201927104 + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| s-spec | SR2HF + |
| series | i3-6000 + |
| smp max ways | 1 + |
| socket | LGA-1151 + |
| supported memory type | DDR3L-1600 + and DDR4-2133 + |
| tdp | 35 W (35,000 mW, 0.0469 hp, 0.035 kW) + |
| technology | CMOS + |
| thread count | 4 + |
| word size | 64 bit (8 octets, 16 nibbles) + |
| x86/has memory protection extensions | true + |
| x86/has software guard extensions | true + |