From WikiChip
Difference between revisions of "intel/celeron/g3900e"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(4 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Celeron G3900E}} | {{intel title|Celeron G3900E}} | ||
− | {{ | + | {{chip |
|name=Celeron G3900E | |name=Celeron G3900E | ||
|image=skylake h (front).png | |image=skylake h (front).png | ||
Line 47: | Line 47: | ||
|package module 1={{packages/intel/fcbga-1440}} | |package module 1={{packages/intel/fcbga-1440}} | ||
}} | }} | ||
− | '''Celeron G3900E''' is a {{arch|64}} [[dual-core]] [[x86]] budget mobile [[microprocessor]] introduced by [[Intel]] in | + | '''Celeron G3900E''' is a {{arch|64}} [[dual-core]] [[x86]] budget mobile [[microprocessor]] introduced by [[Intel]] in early 2016. The G3900E, which is based on the {{intel|Skylake|l=arch}} microarchitecture and is fabricated on a [[14 nm process]], has a base frequency of 2.4 GHz with a TDP of 35 W. This processor incorporates the {{intel|HD Graphics 510}} [[integrated graphics]] operating at 350 MHz with a turbo frequency of 950 MHz. This model supports 64 GiB of dual-channel DDR4-2133 ECC memory. |
+ | |||
== Cache == | == Cache == | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
Line 156: | Line 157: | ||
|sse42=Yes | |sse42=Yes | ||
|sse4a=No | |sse4a=No | ||
− | |avx= | + | |avx=No |
− | |avx2= | + | |avx2=No |
− | + | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
|bmi1=Yes | |bmi1=Yes | ||
|bmi2=Yes | |bmi2=Yes | ||
− | |fma3= | + | |fma3=No |
|fma4=No | |fma4=No | ||
|aes=Yes | |aes=Yes | ||
Line 194: | Line 195: | ||
|ept=Yes | |ept=Yes | ||
|mpx=No | |mpx=No | ||
− | |sgx= | + | |sgx=Yes |
− | |securekey= | + | |securekey=Yes |
|osguard=Yes | |osguard=Yes | ||
|3dnow=No | |3dnow=No |
Latest revision as of 16:16, 13 December 2017
Edit Values | |||||||||||||
Celeron G3900E | |||||||||||||
![]() | |||||||||||||
General Info | |||||||||||||
Designer | Intel | ||||||||||||
Manufacturer | Intel | ||||||||||||
Model Number | G3900E | ||||||||||||
Part Number | CL8066201939703 | ||||||||||||
S-Spec | SR2GH | ||||||||||||
Market | Embedded | ||||||||||||
Introduction | January 2, 2016 (announced) January 2, 2016 (launched) | ||||||||||||
Release Price | $107.00 | ||||||||||||
Shop | Amazon | ||||||||||||
General Specs | |||||||||||||
Family | Celeron | ||||||||||||
Series | 3000 | ||||||||||||
Locked | Yes | ||||||||||||
Frequency | 2,400 MHz | ||||||||||||
Bus type | DMI 3.0 | ||||||||||||
Bus rate | 4 × 8 GT/s | ||||||||||||
Clock multiplier | 24 | ||||||||||||
Microarchitecture | |||||||||||||
ISA | x86-64 (x86) | ||||||||||||
Microarchitecture | Skylake | ||||||||||||
Core Name | Skylake H | ||||||||||||
Core Family | 6 | ||||||||||||
Core Model | 94 | ||||||||||||
Core Stepping | R0 | ||||||||||||
Process | 14 nm | ||||||||||||
Transistors | 1,750,000,000 | ||||||||||||
Technology | CMOS | ||||||||||||
Die | 98.57 mm² 10.3 mm × 9.57 mm | ||||||||||||
Word Size | 64 bit | ||||||||||||
Cores | 2 | ||||||||||||
Threads | 2 | ||||||||||||
Max Memory | 64 GiB | ||||||||||||
Multiprocessing | |||||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||||
Electrical | |||||||||||||
Vcore | 0.55 V-1.52 V | ||||||||||||
TDP | 35 W | ||||||||||||
Tjunction | 0 °C – 100 °C | ||||||||||||
Tstorage | -25 °C – 125 °C | ||||||||||||
Packaging | |||||||||||||
|
Celeron G3900E is a 64-bit dual-core x86 budget mobile microprocessor introduced by Intel in early 2016. The G3900E, which is based on the Skylake microarchitecture and is fabricated on a 14 nm process, has a base frequency of 2.4 GHz with a TDP of 35 W. This processor incorporates the HD Graphics 510 integrated graphics operating at 350 MHz with a turbo frequency of 950 MHz. This model supports 64 GiB of dual-channel DDR4-2133 ECC memory.
Cache[edit]
- Main article: Skylake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Graphics[edit]
![]() |
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, SHP, MHP | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High | 3840x3840 | |||
VP8 | Unified | Unified | - | 0 | Unified | 1080p | |
VP9 | ✘ | 0 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Celeron G3900E - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron G3900E - Intel#package + and Celeron G3900E - Intel#io + |
base frequency | 2,400 MHz (2.4 GHz, 2,400,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
clock multiplier | 24 + |
core count | 2 + |
core family | 6 + |
core model | 94 + |
core name | Skylake H + |
core stepping | R0 + |
core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
designer | Intel + |
device id | 0x1902 + |
die area | 98.57 mm² (0.153 in², 0.986 cm², 98,570,000 µm²) + |
die length | 10.3 mm (1.03 cm, 0.406 in, 10,300 µm) + |
die width | 9.57 mm (0.957 cm, 0.377 in, 9,570 µm) + |
family | Celeron + |
first announced | January 2, 2016 + |
first launched | January 2, 2016 + |
full page name | intel/celeron/g3900e + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Software Guard Extensions +, Secure Key Technology + and OS Guard + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 510 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
ldate | January 2, 2016 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Embedded + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Skylake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | G3900E + |
name | Celeron G3900E + |
package | FCBGA-1440 + |
part number | CL8066201939703 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) + |
s-spec | SR2GH + |
series | 3000 + |
smp max ways | 1 + |
supported memory type | LPDDR3-1866 +, DDR3L-1600 + and DDR4-2133 + |
tdp | 35 W (35,000 mW, 0.0469 hp, 0.035 kW) + |
technology | CMOS + |
thread count | 2 + |
transistor count | 1,750,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has software guard extensions | true + |