From WikiChip
Difference between revisions of "intel/80486/486sl-20"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(4 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|i486SL-20}} | {{intel title|i486SL-20}} | ||
− | {{ | + | {{chip |
| name = Intel i486SL-20 | | name = Intel i486SL-20 | ||
| no image = Yes | | no image = Yes | ||
Line 43: | Line 43: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
+ | |||
− | |||
| power = | | power = | ||
− | | v core = | + | | v core = 3.3 V |
− | | v core tolerance = | + | | v core tolerance = 0.3 V |
− | |||
− | |||
| temp max = 85 °C | | temp max = 85 °C | ||
| temp min = 0 °C | | temp min = 0 °C | ||
Line 69: | Line 67: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1 cache=8 | + | |l1 cache=8 KiB |
− | |l1 break=1x8 | + | |l1 break=1x8 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
|l1 extra=(unified, write-through policy) | |l1 extra=(unified, write-through policy) |
Latest revision as of 15:13, 13 December 2017
Edit Values | |
Intel i486SL-20 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i486SL-20 |
Part Number | KU80486SL-20 |
Introduction | November 9, 1992 (launched) |
Shop | Amazon |
General Specs | |
Family | 80486 |
Series | 486SL |
Frequency | 20 MHz |
Bus type | FSB |
Bus speed | 20 MHz |
Bus rate | 20 MT/s |
Clock multiplier | 1 |
Microarchitecture | |
Microarchitecture | 80486 |
Core Name | 486SL |
Process | 800 nm |
Transistors | 1,400,000 |
Technology | CMOS |
Word Size | 32 bit |
Cores | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 3.3 V ± 0.3 V |
OP Temperature | 0 °C – 85 °C |
i486SL-20 was a fourth-generation x86 microprocessor introduced by Intel in 1992. This chip, which is based on the 80486 microarchitecture, operated at 20 MHz. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM). This series was designed to be a low power version of the i486DX, offering lower voltage and power saving features for portable mobile computers.
Contents
Cache[edit]
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)
See also[edit]
Facts about "i486SL-20 - Intel"
base frequency | 20 MHz (0.02 GHz, 20,000 kHz) + |
bus rate | 20 MT/s (0.02 GT/s, 20,000 kT/s) + |
bus speed | 20 MHz (0.02 GHz, 20,000 kHz) + |
bus type | FSB + |
clock multiplier | 1 + |
core count | 1 + |
core name | 486SL + |
core voltage | 3.3 V (33 dV, 330 cV, 3,300 mV) + |
core voltage tolerance | 0.3 V + |
designer | Intel + |
family | 80486 + |
first launched | November 9, 1992 + |
full page name | intel/80486/486sl-20 + |
instance of | microprocessor + |
l1$ description | 4-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
ldate | November 9, 1992 + |
manufacturer | Intel + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max operating temperature | 85 °C + |
microarchitecture | 80486 + |
min operating temperature | 0 °C + |
model number | i486SL-20 + |
name | Intel i486SL-20 + |
part number | KU80486SL-20 + |
process | 800 nm (0.8 μm, 8.0e-4 mm) + |
series | 486SL + |
smp max ways | 1 + |
technology | CMOS + |
transistor count | 1,400,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |