Latest revision as of 15:10, 13 December 2017

Edit Values
Cavium CN3005-500 CP
General Info
Designer	Cavium
Manufacturer	TSMC
Model Number	CN3005-500 CP
Part Number	CN3005-500BG350-CP
Market	Embedded
Introduction	January 30, 2006 (announced) May 1, 2006 (launched)
General Specs
Family	OCTEON
Series	CN3000
Frequency	500 MHz
Microarchitecture
ISA	MIPS64 (MIPS)
Microarchitecture	cnMIPS
Core Name	cnMIPS
Process	130 nm
Technology	CMOS
Word Size	64 bit
Cores	1
Threads	1
Max Memory	2 GiB
Multiprocessing
Max SMP	1-Way (Uniprocessor)
Electrical
Power dissipation	4 W

The CN3005-500 CP is a 64-bit single-core MIPS communication microprocessor (CP) designed by Cavium and introduced in 2006. This processor, which incorporates a single cnMIPS core, operates at 500 MHz and dissipates 4 Watts. This processors includes a number of hardware communication accelerators including units for high-performance packet I/O processing, QoS, and TCP acceleration. This MPU supports up to 2 GiB of DDR2-533 memory.

Cache[edit]

Main article: cnMIPS § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 24 KiB 24,576 B 0.0234 MiB L1I$ 16 KiB 16,384 B 0.0156 MiB 1x16 KiB 2-way set associative   L1D$ 8 KiB 8,192 B 0.00781 MiB 1x8 KiB 64-way set associative Write-through L2$ 64 KiB 0.0625 MiB 65,536 B 6.103516e-5 GiB     1x64 KiB 2-way set associative

Memory controller[edit]

[Edit/Modify Memory Info]

	Integrated Memory Controller
	Max Type DDR2-533 Supports ECC No Max Mem 2 GiB Controllers 1 Channels 1 Width 16 bit Max Bandwidth 1,017 MiB/s 0.993 GiB/s 1.066 GB/s 1,066.402 MB/s 9.698868e-4 TiB/s 0.00107 TB/s Bandwidth Single 1,017 MiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

	Expansion Options
	PCI Width 32 bit Clock 66.66 MHz Rate 254.31 MiB/s Features host or slave USB Revision 2.0 Ports 1 Rate 60 MB/s Features host / PHY UART Ports 2 GP I/O Yes

Networking[edit]

[Edit/Modify Network Info]

	Networking
	MII GMII Yes (Ports: 1) RGMII Yes (Ports: 1)

Hardware Accelerators[edit]

[Edit/Modify Accelerators Info]

	Hardware Accelerators
	Networking TCP Yes QoS Yes

Block diagram[edit]

Datasheet[edit]

• OCTEON CN30XX Processors Product Brief