From WikiChip
Difference between revisions of "amd/k6/amd-k6-200alr"
< amd‎ | k6

m (Bot: Automated text replacement (-\| electrical += Yes +))
m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}})
Line 100: Line 100:
  
 
== Features ==
 
== Features ==
{{mpu features
+
{{x86 features
 
| mmx = true
 
| mmx = true
 
}}
 
}}

Revision as of 14:45, 13 December 2017

Template:mpu AMD-K6-200ALR was a 32-bit x86 microprocessor designed by AMD and introduced in early 1997. This chip, which was based on AMD's new K6 microarchitecture, operated at 200 MHz and dissipated a maximum of 20 W.

Cache

Main article: K6 § Cache

L2$ can be 256 KiB to 1 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
  • Auto-power down state
  • Stop clock state

Documents

DataSheet

Facts about "AMD-K6-200ALR - AMD"
l1d$ description2-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description2-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +