Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am286zx-lx/ng286lx-16"
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
|||
| (5 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|NG286LX-16}} | {{amd title|NG286LX-16}} | ||
| − | {{ | + | {{chip |
| name = NG286LX-16 | | name = NG286LX-16 | ||
| image = | | image = | ||
| Line 9: | Line 9: | ||
| model number = NG286LX-16 | | model number = NG286LX-16 | ||
| part number = NG286LX-16 | | part number = NG286LX-16 | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Mobile | | market = Mobile | ||
| market 2 = Embedded | | market 2 = Embedded | ||
| Line 43: | Line 43: | ||
| thread count = | | thread count = | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 16 | + | | max memory = 16 MiB |
| max memory addr = 0xFFFFFF | | max memory addr = 0xFFFFFF | ||
| − | + | ||
| power = | | power = | ||
| v core = 5 V | | v core = 5 V | ||
| Line 79: | Line 79: | ||
{{main|intel/microarchitectures/80286#Memory_Hierarchy|l1=80286 § Cache}} | {{main|intel/microarchitectures/80286#Memory_Hierarchy|l1=80286 § Cache}} | ||
{{cache info | {{cache info | ||
| − | |l1 cache=0 | + | |l1 cache=0 KiB |
| − | |l1 break=1x0 | + | |l1 break=1x0 KiB |
|l1 desc= | |l1 desc= | ||
|l1 extra= | |l1 extra= | ||
| − | |l2 cache=0 | + | |l2 cache=0 KiB |
| − | |l2 break=1x0 | + | |l2 break=1x0 KiB |
}} | }} | ||
| Line 100: | Line 100: | ||
* CPU shutdown mode; System shutdown mode | * CPU shutdown mode; System shutdown mode | ||
* Staggered DRAM refresh; slow-refresh DRAM support | * Staggered DRAM refresh; slow-refresh DRAM support | ||
| + | |||
| + | == Documents == | ||
| + | * [[:File:Am286ZX-LX (December 1991).pdf|Am286ZX/LX (December 1991)]] | ||
== See also == | == See also == | ||
* {{amd|Am286ZX/LX}} | * {{amd|Am286ZX/LX}} | ||
* {{amd|N80C286-16}} | * {{amd|N80C286-16}} | ||
Latest revision as of 14:18, 13 December 2017
| Edit Values | |
| NG286LX-16 | |
 | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | NG286LX-16 |
| Part Number | NG286LX-16 |
| Market | Mobile, Embedded |
| Introduction | October 1990 (announced) January 1991 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Am286ZX/LX |
| Series | Am286LX |
| Frequency | 16 MHz |
| Clock multiplier | 1 |
| Microarchitecture | |
| Microarchitecture | 80286 |
| Core Name | N80C286-16 |
| Process | 800 nm |
| Technology | CMOS |
| Word Size | 16 bit |
| Cores | 1 |
| Max Memory | 16 MiB |
| Max Address Mem | 0xFFFFFF |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Vcore | 5 V ± 5% |
| Tjunction | 0 °C – 175 °C |
| Tcase | 0 °C – 70 °C |
| Tstorage | -65 °C – 150 °C |
NG286LX-16 was a 16-bit system on chip designed by AMD and introduced in late 1990. This chip, which incorporated the N80C286-16 core operating at 16 MHz integrated with all the other components typically found on an IBM PC AT motherboard (e.g. Interrupt Controller, Clock Generator, Bus Controller, and DMA Controller). This model is an enhanced version of the NG286ZX-16 which added a few more power saving features.
Contents
Cache[edit]
- Main article: 80286 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
| L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- Protected mode
- on-die bus controller
- on-die clock generator
- on-die DMA controller
- on-die interrupt controller
- Direct link to a FPU coprocessor (Am287)
- Direct link to a Keyboard controller
- CPU shutdown mode; System shutdown mode
- Staggered DRAM refresh; slow-refresh DRAM support
Documents[edit]
See also[edit]
Facts about "NG286LX-16 - AMD"
| base frequency | 16 MHz (0.016 GHz, 16,000 kHz) + |
| clock multiplier | 1 + |
| core count | 1 + |
| core name | N80C286-16 + |
| core voltage | 5 V (50 dV, 500 cV, 5,000 mV) + |
| core voltage tolerance | 5% + |
| designer | AMD + |
| family | Am286ZX/LX + |
| first announced | October 1990 + |
| first launched | January 1991 + |
| full page name | amd/am286zx-lx/ng286lx-16 + |
| has feature | on-die bus controller +, on-die clock generator +, on-die DMA controller + and on-die interrupt controller + |
| instance of | microprocessor + |
| l1$ size | 0 KiB (0 B, 0 MiB) + |
| l2$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
| ldate | January 1991 + |
| manufacturer | AMD + |
| market segment | Mobile + and Embedded + |
| max case temperature | 343.15 K (70 °C, 158 °F, 617.67 °R) + |
| max cpu count | 1 + |
| max junction temperature | 448.15 K (175 °C, 347 °F, 806.67 °R) + |
| max memory | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB, 1.525879e-5 TiB) + |
| max memory address | 0xFFFFFF + |
| max storage temperature | 423.15 K (150 °C, 302 °F, 761.67 °R) + |
| microarchitecture | 80286 + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
| model number | NG286LX-16 + |
| name | NG286LX-16 + |
| part number | NG286LX-16 + |
| process | 800 nm (0.8 μm, 8.0e-4 mm) + |
| series | Am286LX + |
| smp max ways | 1 + |
| technology | CMOS + |
| word size | 16 bit (2 octets, 4 nibbles) + |