Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "intel/microarchitectures/mckinley"
< intel | microarchitectures
m (Bot: Automated text replacement (-\|succession=Yes +)) |
|||
| Line 9: | Line 9: | ||
|cores=1 | |cores=1 | ||
|cores 2=2 | |cores 2=2 | ||
| + | |isa=IA-64 | ||
| + | |||
|type=<!-- e.g. "Superscalar" --> | |type=<!-- e.g. "Superscalar" --> | ||
|speculative=<!-- Yes or No only --> | |speculative=<!-- Yes or No only --> | ||
Latest revision as of 18:56, 30 November 2017
| Edit Values | |
| McKinley µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | July 8, 2002 |
| Process | 180 nm |
| Core Configs | 1, 2 |
| Instructions | |
| ISA | IA-64 |
| Succession | |
McKinley was an Itanium microarchitecture designed by Intel as a successor to Merced.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/mckinley&oldid=68775"
Facts about "McKinley - Microarchitectures - Intel"
| codename | McKinley + |
| core count | 1 + and 2 + |
| designer | Intel + |
| first launched | July 8, 2002 + |
| full page name | intel/microarchitectures/mckinley + |
| instance of | microarchitecture + |
| instruction set architecture | IA-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | McKinley + |
| process | 180 nm (0.18 μm, 1.8e-4 mm) + |