From WikiChip
Difference between revisions of "Power ISA v3.0"

(validating link)
 
(validating link)
 
Line 1: Line 1:
Broader data type support
+
<h3>Broader data type support</h3>
128-bit IEEE 754 Quad-Precision Float – Full width quad-precision for financial and security applications
+
<ul>
Expanded BCD and 128b Decimal Integer – For database and native analytics
+
<li>128-bit IEEE 754 Quad-Precision Float – Full width quad-precision for financial and security applications</li>
Half-Precision Float Conversion – Optimized for accelerator bandwidth and data exchange
+
<li>Expanded BCD and 128b Decimal Integer – For database and native analytics</li>
 +
<li>Half-Precision Float Conversion – Optimized for accelerator bandwidth and data exchange</li>
 +
</ul>
  
Support Emerging Algorithms
+
<h3>Support Emerging Algorithms</h3>
Enhanced Arithmetic and SIMD
+
<li>Enhanced Arithmetic and SIMD</li>
Random Number Generation Instruction
+
<li>Random Number Generation Instruction</li>
 +
</ul>
  
Accelerate Emerging Workloads
+
<h3>Accelerate Emerging Workloads</h3>
Memory Atomics – For high scale data-centric applications
+
<ul>
Hardware Assisted Garbage Collection – Optimize response time of interpretive languages
+
<li>Memory Atomics – For high scale data-centric applications</li>
 +
<li>Hardware Assisted Garbage Collection – Optimize response time of interpretive languages</li>
 +
</ul>
  
Cloud Optimization
+
<h3>Cloud Optimization</h3>
Enhanced Translation Architecture – Optimized for Linux
+
<ul>
New Interrupt Architecture – Automated partition routing for extreme virtualization
+
<li>Enhanced Translation Architecture – Optimized for Linux</li>
Enhanced Accelerator Virtualization
+
<li>New Interrupt Architecture – Automated partition routing for extreme virtualization</li>
Hardware Enforced Trusted Execution
+
<li>Enhanced Accelerator Virtualization</li>
 +
<li>Hardware Enforced Trusted Execution</li>
 +
</ul>
  
Energy & Frequency Management
+
<h3>Energy & Frequency Management</h3>
POWER9 Workload Optimized Frequency – Manage energy between threads and cores with reduced wakeup latency
+
<ul>
 +
<li>POWER9 Workload Optimized Frequency – Manage energy between threads and cores with reduced wakeup latency</li>
 +
</ul>
  
 
(Source: https://cdn2.hubspot.net/hubfs/652102/Documents/POWER9-Features-and-Specifications.pdf?t=1497275206540, page 12)
 
(Source: https://cdn2.hubspot.net/hubfs/652102/Documents/POWER9-Features-and-Specifications.pdf?t=1497275206540, page 12)

Latest revision as of 08:38, 8 November 2017

Broader data type support

  • 128-bit IEEE 754 Quad-Precision Float – Full width quad-precision for financial and security applications
  • Expanded BCD and 128b Decimal Integer – For database and native analytics
  • Half-Precision Float Conversion – Optimized for accelerator bandwidth and data exchange

Support Emerging Algorithms

  • Enhanced Arithmetic and SIMD
  • Random Number Generation Instruction
  • </ul>

    Accelerate Emerging Workloads

    • Memory Atomics – For high scale data-centric applications
    • Hardware Assisted Garbage Collection – Optimize response time of interpretive languages

    Cloud Optimization

    • Enhanced Translation Architecture – Optimized for Linux
    • New Interrupt Architecture – Automated partition routing for extreme virtualization
    • Enhanced Accelerator Virtualization
    • Hardware Enforced Trusted Execution

    Energy & Frequency Management

    • POWER9 Workload Optimized Frequency – Manage energy between threads and cores with reduced wakeup latency

    (Source: https://cdn2.hubspot.net/hubfs/652102/Documents/POWER9-Features-and-Specifications.pdf?t=1497275206540, page 12)