-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "page table entry"
(pte) |
|||
Line 1: | Line 1: | ||
+ | {{title|Page Table Entry (PTE)}} | ||
A '''page table entry''' ('''PTE''') refers to a single mapping entry in a [[page table]] which usually consists of a [[page frame number]] (PFN) and various [[control bits]] such as [[valid bit]] and protection bits (e.g. read-only or execute). | A '''page table entry''' ('''PTE''') refers to a single mapping entry in a [[page table]] which usually consists of a [[page frame number]] (PFN) and various [[control bits]] such as [[valid bit]] and protection bits (e.g. read-only or execute). | ||
{{stub}} | {{stub}} |
Revision as of 00:13, 6 November 2017
A page table entry (PTE) refers to a single mapping entry in a page table which usually consists of a page frame number (PFN) and various control bits such as valid bit and protection bits (e.g. read-only or execute).
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |