From WikiChip
Difference between revisions of "freescale/qoriq/p1014"
< freescale/qoriq

(Created page with "{{freescale title|QorIQ P1014}} {{mpu |name=P1014 |image=qoriq p1014.png |designer=Freescale |manufacturer=IBM |model number=P1014 |market=Networking |market 2=Embedded |first...")
 
Line 22: Line 22:
 
|core count=1
 
|core count=1
 
|thread count=1
 
|thread count=1
−
|power=3 W
+
|power=5 W
 
|tjunc min=0 °C
 
|tjunc min=0 °C
 
|tjunc max=125 °C
 
|tjunc max=125 °C

Revision as of 22:59, 24 October 2017

Template:mpu QorIQ P1014 is a 32-bit embedded POWER microprocessor introduced by Freescale in 2008. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 800 MHz and supports 16-bit DDR3-800 memory.

Cache

Main article: e500 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
65,536 B
0.0625 MiB
L1I$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L1D$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L2$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
  1x256 KiB8-way set associativeWrite-through

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-800
Supports ECCYes
Controllers1
Channels1
Width16 bit
Max Bandwidth1.49 GiB/s
1,525.76 MiB/s
1.6 GB/s
1,599.875 MB/s
0.00146 TiB/s
0.0016 TB/s
Bandwidth
Single 1.49 GiB/s

Expansions

  • 2x 10/100/1000 Eithernet with SGMII
  • 2x PCIe 1.0a controllers with 2 SerDes

Block Diagram

qoriq p1014 block diagram.png
Retrieved from "https://en.wikichip.org/w/index.php?title=freescale/qoriq/p1014&oldid=66240"
Facts about "QorIQ P1014 - Freescale"
RDF feed
has ecc memory supporttrue +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ description8-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description8-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description8-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
max memory bandwidth1.49 GiB/s (1,525.76 MiB/s, 1.6 GB/s, 1,599.875 MB/s, 0.00146 TiB/s, 0.0016 TB/s) +
max memory channels1 +
supported memory typeDDR3-800 +