From WikiChip
Difference between revisions of "intel/core i7/i7-2655qm"
(→Expansions) |
|||
Line 1: | Line 1: | ||
− | {{intel title|Core i7- | + | {{intel title|Core i7-2655QM}} |
{{mpu | {{mpu | ||
− | |name=Core i7- | + | |name=Core i7-2655QM |
|no image=Yes | |no image=Yes | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
− | |model number=i7- | + | |model number=i7-2655QM |
|part number=AV8062700837300 | |part number=AV8062700837300 | ||
|s-spec=SR031 | |s-spec=SR031 |
Revision as of 23:25, 2 September 2017
This specific model was only sold to a number of selected OEMs, featuring a 100 MHz speed bump over previous model.
Cache
- Main article: Sandy Bridge § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options |
|||||
|
Graphics
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||
|
Facts about "Core i7-2655QM - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-2655QM - Intel#pcie + |
has ecc memory support | false + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
max memory channels | 2 + |
supported memory type | DDR3-1333 + and DDR3-1066 + |