Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i5/i5-8600k"
| Line 60: | Line 60: | ||
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 policy=write-back | |l2 policy=write-back | ||
| − | |l3 cache= | + | |l3 cache=9 MiB |
| − | |l3 break= | + | |l3 break=6x1.5 MiB |
|l3 desc=16-way set associative | |l3 desc=16-way set associative | ||
|l3 policy=write-back | |l3 policy=write-back | ||
}} | }} | ||
Revision as of 07:56, 17 August 2017
Template:mpu Core i5-8600K is a 64-bit hexa-core mid-range performance x86 desktop microprocessor set to be introduced by Intel in 2017. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The i5-8600K operates at a 3.6 GHz with a TDP of 65 W and a Turbo Boost frequency of up to 4.3 GHz. This chip supports up to 64 GiB of dual-channel non-ECC DDR4-2666 memory and incorporates Intel's HD Graphics 630 IGP operating at ? MHz with a burst frequency of ? GHz.
 |
Leaked Info! Some of the information presented in this article is solely based on leaks that were published online or obtained directly by WikiChip. It goes without saying that this information could change, be incomplete, wrong, or even made up. It's highly advised to wait for an official product announcement. |
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Coffee Lake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Facts about "Core i5-8600K - Intel"
| l1$ size | 386 KiB (395,264 B, 0.377 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 9 MiB (9,216 KiB, 9,437,184 B, 0.00879 GiB) + |