Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Talk:intel/microarchitectures/goldmont plus"
(→16 GiB?: new section) |
|||
| Line 3: | Line 3: | ||
== 16 GiB? == | == 16 GiB? == | ||
| − | Doesn't Goldmont Plus support up to 16 Gib? | + | Doesn't Goldmont Plus support up to 16 Gib? <small><span class="autosigned">— Preceding [[WikiChip:Signatures|unsigned]] comment added by [[User:83.46.235.204|83.46.235.204]] ([[User talk:83.46.235.204|talk]] • [[Special:Contributions/83.46.235.204|contribs]]) </span></small><!-- Template:Unsigned --> |
| + | |||
| + | :: It doesn't look like it, although we won't know for sure until products are launched. But historically, neither {{intel|Apollo Lake|l=core}} nor {{intel|Braswell|l=core}} supported 16 GiB. Both only supported up to 8 GiB. --[[User:David|David]] ([[User talk:David|talk]]) 12:56, 3 August 2017 (EDT) | ||
Revision as of 11:56, 3 August 2017
| This is the discussion page for the intel/microarchitectures/goldmont plus page. |
|
16 GiB?
Doesn't Goldmont Plus support up to 16 Gib? — Preceding unsigned comment added by 83.46.235.204 (talk • contribs)
- It doesn't look like it, although we won't know for sure until products are launched. But historically, neither Apollo Lake nor Braswell supported 16 GiB. Both only supported up to 8 GiB. --David (talk) 12:56, 3 August 2017 (EDT)