From WikiChip
Difference between revisions of "intel/cores/coffee lake s"
< intel

(set up a page)
 
Line 1: Line 1:
 
{{intel title|Coffee Lake S|core}}
 
{{intel title|Coffee Lake S|core}}
{{core}}
+
{{core
 +
|name=Coffee Lake S
 +
|no image=Yes
 +
|developer=Intel
 +
|manufacturer=Intel
 +
|first announced=2H, 2017
 +
|isa=x86-64
 +
|isa family=x86
 +
|microarch=Coffee Lake
 +
|word=64 bit
 +
|proc=14 nm
 +
|tech=CMOS
 +
|predecessor=Kaby Lake S
 +
|predecessor link=intel/cores/kaby lake s
 +
|successor=Tigerlake S
 +
|successor link=intel/cores/tigerlake s
 +
}}

Revision as of 00:22, 29 July 2017

Edit Values
Coffee Lake S
General Info
DesignerIntel
ManufacturerIntel
Introduction2H, 2017 (announced)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCoffee Lake
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Succession
designerIntel +
first announced0002 JL +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerIntel +
microarchitectureCoffee Lake +
nameCoffee Lake S +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +