(Those Memory Modules are still not available in the Market) |
|||
Line 87: | Line 87: | ||
{{cache size | {{cache size | ||
|l1 cache=576 KiB | |l1 cache=576 KiB | ||
− | |l1i cache= | + | |l1i cache=16 MiB |
− | |l1i break= | + | |l1i break=2x8 MiB |
|l1i desc=4-way set associative | |l1i desc=4-way set associative | ||
− | |l1d cache= | + | |l1d cache=32 MiB |
− | |l1d break= | + | |l1d break=2x16 MiB |
− | |l1d desc= | + | |l1d desc=16-way set associative |
|l1d policy=write-back | |l1d policy=write-back | ||
− | |l2 cache= | + | |l2 cache=64 MiB |
− | |l2 break= | + | |l2 break=4x16 MiB |
− | |l2 desc= | + | |l2 desc=32-way set associative |
|l2 policy=write-back | |l2 policy=write-back | ||
− | |l3 cache= | + | |l3 cache=128 MiB |
− | |l3 break= | + | |l3 break=2x64 MiB |
− | |l3 desc= | + | |l3 desc=64-way set associative |
}} | }} | ||
Revision as of 09:10, 10 July 2017
Template:mpu Ryzen 5 1600X is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by AMD in March of 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1600X operates at a base frequency of 3.6 GHz with a TDP of 95 W and a Boost frequency of 4 GHz. This model is better suited for overclocking (as opposed to its 1600 variant). This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
Cache
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
This processor incorporates 2 DDR4 PHYs, each supporting 1 channel of 64-bit data plus ECC with 2 DIMMs per channel. DIMMs of rates 1,333 MT/s - 3,200 MT/s are supported (UDIMM/SODIMM). Note that despite AMD's support for memory rates of 3,200 MT/s and possibly higher, rates beyond 2666 MT/s exceeds the JEDEC specification and is thus considered overclocking which voids AMD product warranty and likely any vendor or retailer warranties as well.
Integrated Memory Controller
|
||||||||||||||||||
|
[Edit] Memory Configurations | |||
---|---|---|---|
Dual Channel | Single Rank | 2 DIMMs | DDR4-2666 |
4 DIMMs | DDR4-2133 | ||
Double Rank | 2 DIMMs | DDR4-2400 | |
4 DIMMs | DDR4-1866 |
Expansions
The Ryzen 5 1600X includes 20 PCIe lanes supporting Gen1, Gen2, and Gen3: 16 for a DGP and 4 for storage (NVMe or 2 ports SATA Express). PHY of 16 lanes may each have a maximum of 8 PCIe ports (x1, x2, x4, x8, x16).
Expansion Options
|
||||||||||||||||||||||||||||
|
- eMMC, LPC, SMBus, SPI/eSPI
Audio
Support Azalia High Definition Audio
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
- This model has full XFR support, allowing for an additional +100 MHz boost frequency.
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 5 1600X - AMD#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd extended frequency range | true + |
has amd sensemi technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology + and Extended Frequency Range + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 576 KiB (589,824 B, 0.563 MiB) + |
l1d$ description | 16-way set associative + |
l1d$ size | 32,768 KiB (33,554,432 B, 32 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 16,384 KiB (16,777,216 B, 16 MiB) + |
l2$ description | 32-way set associative + |
l2$ size | 64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) + |
l3$ description | 64-way set associative + |
l3$ size | 128 MiB (131,072 KiB, 134,217,728 B, 0.125 GiB) + |
max memory bandwidth | 398.74 GiB/s (408,309.76 MiB/s, 428.144 GB/s, 428,143.815 MB/s, 0.389 TiB/s, 0.428 TB/s) + |
max memory channels | 16 + |
max pcie lanes | 20 + |
supported memory type | DDR4-2666 +, DDR2-800 + and DDR-600 + |