From WikiChip
Difference between revisions of "intel/xeon e3/e3-1558l v5"
< intel

Line 42: Line 42:
 
}}
 
}}
 
'''Xeon E3-1558L v5''' is a {{arch|64}} [[quad-core]] [[x86]] mobile workstation microprocessor introduced by [[Intel]] in early-[[2016]]. This processor, which is based on the {{intel|Skylake|l=arch}} microarchitecture, is manufactured on Intel's [[14 nm process]]. The E3-1558L v5 operates at 1.9 GHz with a TDP of 45 W and with a {{intel|Turbo Boost}} frequency of 3.3 GHz for a single active core. This MPU supports up to 64 GiB of dual-channel ECC DDR4-2133 memory and incorporates Intel's {{intel|Iris Pro Graphics P555}} [[IGP]] operating at 650 MHz with a burst frequency of 1 GHz.
 
'''Xeon E3-1558L v5''' is a {{arch|64}} [[quad-core]] [[x86]] mobile workstation microprocessor introduced by [[Intel]] in early-[[2016]]. This processor, which is based on the {{intel|Skylake|l=arch}} microarchitecture, is manufactured on Intel's [[14 nm process]]. The E3-1558L v5 operates at 1.9 GHz with a TDP of 45 W and with a {{intel|Turbo Boost}} frequency of 3.3 GHz for a single active core. This MPU supports up to 64 GiB of dual-channel ECC DDR4-2133 memory and incorporates Intel's {{intel|Iris Pro Graphics P555}} [[IGP]] operating at 650 MHz with a burst frequency of 1 GHz.
 +
== Cache ==
 +
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 +
{{cache size
 +
|l1 cache=256 KiB
 +
|l1i cache=128 KiB
 +
|l1i break=4x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1d cache=128 KiB
 +
|l1d break=4x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=1 MiB
 +
|l2 break=4x256 KiB
 +
|l2 desc=4-way set associative
 +
|l2 policy=write-back
 +
|l3 cache=8 MiB
 +
|l3 break=4x2 MiB
 +
|l3 policy=write-back
 +
}}

Revision as of 02:18, 7 July 2017

Template:mpu Xeon E3-1558L v5 is a 64-bit quad-core x86 mobile workstation microprocessor introduced by Intel in early-2016. This processor, which is based on the Skylake microarchitecture, is manufactured on Intel's 14 nm process. The E3-1558L v5 operates at 1.9 GHz with a TDP of 45 W and with a Turbo Boost frequency of 3.3 GHz for a single active core. This MPU supports up to 64 GiB of dual-channel ECC DDR4-2133 memory and incorporates Intel's Iris Pro Graphics P555 IGP operating at 650 MHz with a burst frequency of 1 GHz.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB4-way set associativewrite-back
L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  4x2 MiB write-back
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e3/e3-1558l_v5&oldid=52775"
Facts about "Xeon E3-1558L v5 - Intel"
RDF feed
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +