From WikiChip
Difference between revisions of "intel/core i5/i5-6287u"
< intel‎ | core i5

Line 49: Line 49:
 
}}
 
}}
 
'''Core i5-6287U''' is a {{arch|64}} [[dual-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]] based on the {{intel|Skylake}} microarchitecture, this processor operates at 3.1 GHz with a {{intel|turbo boost}} of up to 3.5 GHz. The i5-6287U has a TDP of 28 W with a configurable-down TDP of 23 W. This chip incorporates the {{intel|Iris Graphics 550}} GPU operating at 300 MHz with a burst frequency of 1.1 GHz. This processor supports up to 32 GiB of non-ECC dual-channel DDR4-2133 memory.
 
'''Core i5-6287U''' is a {{arch|64}} [[dual-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[Intel]] in late [[2015]]. Fabricated on a [[14 nm process]] based on the {{intel|Skylake}} microarchitecture, this processor operates at 3.1 GHz with a {{intel|turbo boost}} of up to 3.5 GHz. The i5-6287U has a TDP of 28 W with a configurable-down TDP of 23 W. This chip incorporates the {{intel|Iris Graphics 550}} GPU operating at 300 MHz with a burst frequency of 1.1 GHz. This processor supports up to 32 GiB of non-ECC dual-channel DDR4-2133 memory.
−
 
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
−
{{cache info
+
{{cache size
−
|l1i cache=128 KiB
+
|l1 cache=128 KiB
−
|l1i break=4x32 KiB
+
|l1i cache=64 KiB
 +
|l1i break=2x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
−
|l1i extra=(per core, write-back)
+
|l1d cache=64 KiB
−
|l1d cache=128 KiB
+
|l1d break=2x32 KiB
−
|l1d break=4x32 KiB
 
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
−
|l1d extra=(per core, write-back)
+
|l1d policy=write-back
 
|l2 cache=512 KiB
 
|l2 cache=512 KiB
 
|l2 break=2x256 KiB
 
|l2 break=2x256 KiB
−
|l2 desc=8-way set associative
+
|l2 desc=4-way set associative
−
|l2 extra=(per core, write-back)
+
|l2 policy=write-back
 
|l3 cache=4 MiB
 
|l3 cache=4 MiB
−
|l3 break=4 MiB
+
|l3 break=2x2 MiB
−
|l3 desc=shared
+
|l3 policy=write-back
 
}}
 
}}
  

Revision as of 18:37, 3 July 2017

Template:mpu Core i5-6287U is a 64-bit dual-core mid-range performance x86 mobile microprocessor introduced by Intel in late 2015. Fabricated on a 14 nm process based on the Skylake microarchitecture, this processor operates at 3.1 GHz with a turbo boost of up to 3.5 GHz. The i5-6287U has a TDP of 28 W with a configurable-down TDP of 23 W. This chip incorporates the Iris Graphics 550 GPU operating at 300 MHz with a burst frequency of 1.1 GHz. This processor supports up to 32 GiB of non-ECC dual-channel DDR4-2133 memory.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB4-way set associativewrite-back
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  2x2 MiB write-back

Graphics

Integrated Graphic Information
GPU Intel Iris Graphics 550
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 1000 MHz
1 GHz
1,000,000 KHz
Max memory 1700 MiB
1,740,800 KiB
1,782,579,200 B
1.66 GiB
Output DisplayPort, Embedded DisplayPort, HDMI, VGA, DVI
DirectX 12
OpenGL 4.4
OpenCL 2.0
HDMI 1.4a
DP 1.2
eDP 1.3
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz
Max VGA Res 1920x1200 @60 Hz

Memory controller

Integrated Memory Controller
Type DDR4-2133, LPDDR3-1866, DDR3L-1600
Controllers 1
Channels 2
ECC Support No
Max bandwidth 34,100 MB/s
Max memory 32,768 MB

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i5/i5-6287u&oldid=50175"
Facts about "Core i5-6287U - Intel"
RDF feed
has featureintegrated gpu +
integrated gpuIntel Iris Graphics 550 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency1,000 MHz (1 GHz, 1,000,000 KHz) +
integrated gpu max memory1,700 MiB (1,740,800 KiB, 1,782,579,200 B, 1.66 GiB) +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +