Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am186/sb80c186"
m (Bot: corrected mem) |
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
||
| Line 44: | Line 44: | ||
| max memory addr = | | max memory addr = | ||
| − | + | ||
| power = 1 W | | power = 1 W | ||
| v core = 5 V | | v core = 5 V | ||
Revision as of 22:41, 23 June 2017
Template:mpu SB80C186 is an 80186-based microprocessor manufactured by AMD in TQFP-80 packages. This model is a redesigned CMOS version that operated at 10 MHz and introduced a number of enhancements in addition to being lower-power CMOS, including a DRAM Refresh Control Unit and various power saving modes.
Contents
Cache
- Main article: 80186 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
| L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics
This chip had no integrated graphics processing unit.
Features
- 10 new instructions
- Two DMA channels
- Three programmable interrupt timers
- Local Bus Controller
- Object code-compatible with all 86/88 software
- Power saving mode
- DRAM Refresh Control Unit
Documents
- AMD 80C186 (June 1994), Publication #17907 Rev B