Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "ambric/am2000/am2045b"
m (Bot: corrected mem) |
m (Bot: corrected mem) |
||
| Line 96: | Line 96: | ||
| bandwidth schan = | | bandwidth schan = | ||
| bandwidth dchan = | | bandwidth dchan = | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
}} | }} | ||
Revision as of 06:53, 23 June 2017
Template:mpu Am2045B was Ambric's flagship MPPA introduced in late 2007. This model was made of 43 Brics arranged as a grid, making up a total of 344 32-bit RICS-like cores operating asynchronously at 1-350 MHz. This was an enhanced version of the original which featured a higher bandwidth network on a chip (Ambric claimed up to 40 percent improvement), operated at higher frequency, and provided up to 1.2 trillion operations per seconds theoretical peak computation. This model also had lower power consumption over the original.
Note that some early models might have had only 42 brics at one point for 336 cores.
Architecture
- Main article: Am2000 § Architecture
The Am2045B is made of 43 homogeneous 'Brics' laid out in a grid to form 344 cores.
General layout:
- 43x Brics
Memory controller
| Integrated Memory Controller | |
| Type | DDR2-400 |
| Controllers | 2 |
| Channels | 1 |
| Max memory | 4 GiB |
Expansions
- PCIe
- JTAG
- 128x GPIO @ 100 MHz
- serial flash
Die Shot
 |
.png)
|