From WikiChip
Difference between revisions of "amd/am486/am486dx4-75sv8b"
(→Cache) |
m (Bot: corrected mem) |
||
Line 45: | Line 45: | ||
| thread count = | | thread count = | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
| max memory addr = | | max memory addr = | ||
Revision as of 01:18, 23 June 2017
Template:mpu Am486DX4-75SV8B was an Enhanced Am486 microprocessor introduced by AMD in 1996. This processor had a clock multiplier of 3 having a frequency of 75 MHz with a bus frequency of 25 MHz. This "Enhanced" Am486 includes some other features such as SMM, stop-clock control, and write-back cache.
Cache
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-back policy) |
Graphics
This chip had no integrated graphics processing unit.
Features
- Stop-clock control
- System Management Mode (SMM)
Packaging
Part | Package |
---|---|
A80486DX4-75SV8B | CPGA-168 |
S80486DX4-75SV8B | SQFP-208 |
Documents
See also
Facts about "Am486DX4-75SV8B - AMD"
has feature | System Management Mode + |
l1$ description | 4-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |