Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i5/i5-7640x"
m (David moved page intel/core i5/i5-7640k to intel/core x/i5-7640x) |
|||
| Line 1: | Line 1: | ||
| − | {{intel title|Core i5- | + | {{intel title|Core i5-7640X}} |
{{mpu | {{mpu | ||
| − | + | | name = Core i5-7640X | |
| − | | name = Core i5- | ||
| no image = Yes | | no image = Yes | ||
| image = | | image = | ||
| Line 10: | Line 9: | ||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = i5-7640K | | model number = i5-7640K | ||
| − | | part number = | + | | part number = BX80677I57640X |
| − | | part number 1 = | + | | part number 1 = BXC80677I57640X |
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| Line 18: | Line 17: | ||
| s-spec qs = | | s-spec qs = | ||
| market = Desktop | | market = Desktop | ||
| − | | first announced = | + | | first announced = May 30, 2017 |
| − | | first launched = | + | | first launched = |
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
| Line 29: | Line 28: | ||
| frequency = 4,000 MHz | | frequency = 4,000 MHz | ||
| turbo frequency = Yes | | turbo frequency = Yes | ||
| − | | turbo frequency1 = | + | | turbo frequency1 = 4,200 MHz |
| turbo frequency2 = | | turbo frequency2 = | ||
| turbo frequency3 = | | turbo frequency3 = | ||
| Line 36: | Line 35: | ||
| bus speed = | | bus speed = | ||
| bus rate = 8 GT/s | | bus rate = 8 GT/s | ||
| − | | bus links = | + | | bus links = 4 |
| − | | clock multiplier = | + | | clock multiplier = 40 |
| cpuid = | | cpuid = | ||
| Line 84: | Line 83: | ||
| package module 1 = {{packages/intel/lga-2066}} | | package module 1 = {{packages/intel/lga-2066}} | ||
}} | }} | ||
| − | '''Core i5- | + | '''Core i5-7640X''' is a {{arch|64}} [[quad-core]] high-range performance [[x86]] desktop microprocessor introduced by [[Intel]] in mid-[[2017]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The i5-7640X operates at 4 GHz with a TDP of 112 W and a {{intel|Turbo Boost}} frequency of 4.2 GHz. The processor supports up to 64 GiB of dual-channel DDR4-2666 memory. |
| − | |||
| − | |||
== Cache == | == Cache == | ||
{{main|intel/microarchitectures/kaby_lake#Memory_Hierarchy|l1=Kaby Lake § Cache}} | {{main|intel/microarchitectures/kaby_lake#Memory_Hierarchy|l1=Kaby Lake § Cache}} | ||
| Line 114: | Line 111: | ||
|type 2= | |type 2= | ||
|ecc=No | |ecc=No | ||
| − | |max mem= | + | |max mem=64 GiB |
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
Revision as of 18:32, 30 May 2017
Template:mpu Core i5-7640X is a 64-bit quad-core high-range performance x86 desktop microprocessor introduced by Intel in mid-2017. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The i5-7640X operates at 4 GHz with a TDP of 112 W and a Turbo Boost frequency of 4.2 GHz. The processor supports up to 64 GiB of dual-channel DDR4-2666 memory.
Cache
- Main article: Kaby Lake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
 |
Expansion Options
|
|||||||
|
||||||||
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
Facts about "Core i5-7640X - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-7640X - Intel#io + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has ecc memory support | false + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Turbo Boost Max Technology 3.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard + and Smart Response Technology + |
| has intel enhanced speedstep technology | true + |
| has intel secure key technology | true + |
| has intel smart response technology support | true + |
| has intel supervisor mode execution protection | true + |
| has intel turbo boost max technology 3 0 | true + |
| has intel turbo boost technology 2 0 | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has second level address translation support | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
| max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 16 + |
| supported memory type | DDR4-2666 + |
| x86/has memory protection extensions | true + |
| x86/has software guard extensions | true + |