From WikiChip
Difference between revisions of "amd/epyc"
< amd

Line 27: Line 27:
 
}}
 
}}
 
'''EPYC''' is a family of {{arch|64}} [[x86]] high-performance server [[multiprocessors]] introduced in 2017 as the successor to the {{amd|Opteron}} family.
 
'''EPYC''' is a family of {{arch|64}} [[x86]] high-performance server [[multiprocessors]] introduced in 2017 as the successor to the {{amd|Opteron}} family.
 +
 +
== Overview ==
 +
The EPYC family was announced during AMD's Financial Analyst Day on May 16, [[2017]]. EPYC replaces the previous {{amd|Opteron}} server family with the introduction of the {{amd|Zen|l=arch}} microarchitecture which was introduced in early in 2017 for the mainstream market. EPYC processors support 1-way and 2-way [[multiprocessing]]. The first series of processors based on the {{amd|Naples|l=core}} codename in the second half of 2017.
 +
 +
== Members ==
 +
=== Zen ===
 +
{{see also|amd/cores/naples|amd/microarchitectures/zen|l1=Naples|l2=Zen µarch}}
 +
 +
== See also ==
 +
* Intel
 +
{{collist
 +
| count = 2
 +
| style = padding-left: 30px
 +
|
 +
* {{intel|Xeon E5}}
 +
* {{intel|Xeon E7}}
 +
* {{intel|Xeon Bronze}}
 +
* {{intel|Xeon Silver}}
 +
}}
 +
* Qualcomm
 +
** {{qualcomm|Centriq}}
 +
* Cavium
 +
** {{cavium|ThunderX2}}

Revision as of 22:50, 16 May 2017

AMD EPYC
amd epyc logo.png
EPYC logo
Developer AMD
Manufacturer GlobalFoundries
Type System on chips
Introduction May 16, 2016 (announced)
2H, 2017 (launch)
Architecture High-performance Server SOCs
ISA x86
µarch Zen
Word size 64 bit
8 octets
16 nibbles
Process 14 nm
0.014 μm
1.4e-5 mm
Technology CMOS
Package FCLGA-4094
Succession
Opteron

EPYC is a family of 64-bit x86 high-performance server multiprocessors introduced in 2017 as the successor to the Opteron family.

Overview

The EPYC family was announced during AMD's Financial Analyst Day on May 16, 2017. EPYC replaces the previous Opteron server family with the introduction of the Zen microarchitecture which was introduced in early in 2017 for the mainstream market. EPYC processors support 1-way and 2-way multiprocessing. The first series of processors based on the Naples codename in the second half of 2017.

Members

Zen

See also: Naples and Zen µarch


See also

  • Intel
Facts about "EPYC - AMD"
designerAMD +
first announcedMay 16, 2016 +
first launched0002 JL +
full page nameamd/epyc +
instance ofsystem on a chip family +
instruction set architecturex86 +
main designerAMD +
manufacturerGlobalFoundries +
microarchitectureZen +
nameAMD EPYC +
packageFCLGA-4094 +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +