Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/pentium (2009)/g4400te"
(→Cache) |
|||
| Line 82: | Line 82: | ||
== Cache == | == Cache == | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
| − | {{cache | + | {{cache size |
| + | |l1 cache=128 KiB | ||
|l1i cache=64 KiB | |l1i cache=64 KiB | ||
|l1i break=2x32 KiB | |l1i break=2x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
| − | |||
|l1d cache=64 KiB | |l1d cache=64 KiB | ||
|l1d break=2x32 KiB | |l1d break=2x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
| − | |l1d | + | |l1d policy=write-back |
|l2 cache=512 KiB | |l2 cache=512 KiB | ||
|l2 break=2x256 KiB | |l2 break=2x256 KiB | ||
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
| − | |l2 | + | |l2 policy=write-back |
|l3 cache=3 MiB | |l3 cache=3 MiB | ||
|l3 break=2x1.5 MiB | |l3 break=2x1.5 MiB | ||
| + | |l3 policy=write-back | ||
}} | }} | ||
Revision as of 02:28, 15 May 2017
Template:mpu Pentium G4400TE is a dual-core budget 64-bit x86 microprocessor introduced by Intel in late 2015. This processor, which is based on the Skylake microarchitecture, is fabricated on Intel's 14 nm process and operates at 2.4 GHz with a TDP of 35 W. The G4400TE incorporates the HD Graphics 510 IGP operating at up to 950 MHz and supports up to 64 GiB of dual-channel DDR4-2133 ECC memory.
Cache
- Main article: Skylake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Graphics
| Integrated Graphic Information | |
| GPU | Intel HD Graphics 510 |
| Device ID | 0x1912 |
| Execution Units | 12 |
| Displays | 3 |
| Frequency | 350 MHz 0.35 GHz
350,000 KHz |
| Max frequency | 950 MHz 0.95 GHz
950,000 KHz |
| Max memory | 64 GB "GB" is not declared as a valid unit of measurement for this property.
|
| Output | DisplayPort, Embedded DisplayPort, HDMI, DVI |
| DirectX | 12.1 |
| OpenGL | 4.4 |
| OpenCL | 2.0 |
| HDMI | 1.4 |
| DP | 1.2 |
| eDP | 1.3 |
| Max HDMI Res | 4096x2304 @24 Hz |
| Max DP Res | 4096x2304 @60 Hz |
| Max eDP Res | 4096x2304 @60 Hz |
| Intel Quick Sync Video | |
| Intel InTru 3D | |
| Intel Insider | |
| Intel WiDi (Wireless Display) | |
| Intel Clear Video | |
Memory controller
| Integrated Memory Controller | |
| Type | DDR3L-1333, DDR3L-1600, DDR4-1866, DDR4-2133 |
| Controllers | 1 |
| Channels | 2 |
| ECC Support | Yes |
| Max bandwidth | 34.1 GB/s |
| Max memory | 64 GB |
Expansions
Features
Facts about "Pentium G4400TE - Intel"
| device id | 0x1912 + |
| has feature | integrated gpu + |
| integrated gpu | Intel HD Graphics 510 + |
| integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
| integrated gpu max frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |