From WikiChip
Difference between revisions of "amd/ryzen 5/1600x"
< amd‎ | ryzen 5

(+cache)
Line 82: Line 82:
 
}}
 
}}
 
'''Ryzen 5 1600X''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor set to be introduced by [[AMD]] in early [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1600X operates at a base frequency of 3.6 GHz with a [[TDP]] of 95 W and a {{amd|Precision Boost|Boost}} frequency of 4 GHz. This model is better suited for overclocking (as opposed to the various other {{amd|Ryzen 5}} models). This MPU supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory.
 
'''Ryzen 5 1600X''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor set to be introduced by [[AMD]] in early [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1600X operates at a base frequency of 3.6 GHz with a [[TDP]] of 95 W and a {{amd|Precision Boost|Boost}} frequency of 4 GHz. This model is better suited for overclocking (as opposed to the various other {{amd|Ryzen 5}} models). This MPU supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory.
 +
 +
== Cache ==
 +
{{main|amd/microarchitectures/zen#Memory_Hierarchy|l1=Zen § Cache}}
 +
{{cache size
 +
|l1 cache=576 KiB
 +
|l1i cache=384 KiB
 +
|l1i break=6x64 KiB
 +
|l1i desc=4-way set associative
 +
|l1d cache=192 KiB
 +
|l1d break=6x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=3 MiB
 +
|l2 break=6x512 KiB
 +
|l2 desc=8-way set associative
 +
|l2 policy=write-back
 +
|l3 cache=16 MiB
 +
|l3 break=2x8 MiB
 +
|l3 desc=16-way set associative
 +
}}

Revision as of 21:48, 2 March 2017

Template:mpu Ryzen 5 1600X is a 64-bit hexa-core mid-range performance x86 desktop microprocessor set to be introduced by AMD in early 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1600X operates at a base frequency of 3.6 GHz with a TDP of 95 W and a Boost frequency of 4 GHz. This model is better suited for overclocking (as opposed to the various other Ryzen 5 models). This MPU supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory.

Cache

Main article: Zen § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$576 KiB
589,824 B
0.563 MiB
L1I$384 KiB
393,216 B
0.375 MiB
6x64 KiB4-way set associative 
L1D$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associativewrite-back
L2$3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
  6x512 KiB8-way set associativewrite-back
L3$16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
  2x8 MiB16-way set associative 
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/ryzen_5/1600x&oldid=39249"
Facts about "Ryzen 5 1600X - AMD"
RDF feed
l1$ size576 KiB (589,824 B, 0.563 MiB) +
l1d$ description8-way set associative +
l1d$ size192 KiB (196,608 B, 0.188 MiB) +
l1i$ description4-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description8-way set associative +
l2$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ description16-way set associative +
l3$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +